2019-01-07 13:07:41 +02:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
2013-06-05 15:26:44 +03:00
|
|
|
#
|
|
|
|
# DMA engine configuration for dw
|
|
|
|
#
|
|
|
|
|
2013-06-05 15:26:45 +03:00
|
|
|
config DW_DMAC_CORE
|
2015-04-22 12:24:13 +05:30
|
|
|
tristate
|
2013-06-05 15:26:44 +03:00
|
|
|
select DMA_ENGINE
|
2013-06-05 15:26:45 +03:00
|
|
|
|
|
|
|
config DW_DMAC
|
|
|
|
tristate "Synopsys DesignWare AHB DMA platform driver"
|
2021-03-24 16:17:57 +02:00
|
|
|
depends on HAS_IOMEM
|
2013-06-05 15:26:45 +03:00
|
|
|
select DW_DMAC_CORE
|
2013-06-05 15:26:44 +03:00
|
|
|
help
|
|
|
|
Support the Synopsys DesignWare AHB DMA controller. This
|
2017-05-09 19:18:37 +03:00
|
|
|
can be integrated in chips such as the Intel Cherrytrail.
|
2013-06-05 15:26:44 +03:00
|
|
|
|
2022-04-27 11:56:49 +02:00
|
|
|
config RZN1_DMAMUX
|
|
|
|
tristate "Renesas RZ/N1 DMAMUX driver"
|
|
|
|
depends on DW_DMAC
|
|
|
|
depends on ARCH_RZN1 || COMPILE_TEST
|
|
|
|
help
|
|
|
|
Support the Renesas RZ/N1 DMAMUX which is located in front of
|
|
|
|
the Synopsys DesignWare AHB DMA controller located on Renesas
|
|
|
|
SoCs.
|
|
|
|
|
2013-06-05 15:26:46 +03:00
|
|
|
config DW_DMAC_PCI
|
|
|
|
tristate "Synopsys DesignWare AHB DMA PCI driver"
|
|
|
|
depends on PCI
|
2021-03-24 16:17:57 +02:00
|
|
|
depends on HAS_IOMEM
|
2013-06-05 15:26:46 +03:00
|
|
|
select DW_DMAC_CORE
|
|
|
|
help
|
|
|
|
Support the Synopsys DesignWare AHB DMA controller on the
|
2016-12-15 11:43:30 +01:00
|
|
|
platforms that enumerate it as a PCI device. For example,
|
2013-06-05 15:26:46 +03:00
|
|
|
Intel Medfield has integrated this GPDMA controller.
|