Mark Brown
297711ba02
ASoC: fsl_xcvr: Add suspend and resume support
...
Merge series from Shengjiu Wang <shengjiu.wang@nxp.com>:
Define regmap for PHY and PLL registers, the PHY and PLL
registers are accessed by AI interface in controller.
Then driver can use regcache to recover registers
after suspend and resume.
2024-12-03 16:56:49 +00:00
..
2024-09-09 18:26:49 +01:00
2024-12-03 14:40:59 +00:00
2024-11-21 14:03:18 +00:00
2024-10-01 14:51:18 +01:00
2024-09-30 01:10:48 +02:00
2024-11-05 12:53:28 +00:00
2024-09-26 12:00:25 -07:00
2024-12-02 17:58:37 +00:00
2024-09-09 18:26:49 +01:00
2024-12-02 00:30:20 +00:00
2024-11-21 14:39:31 -08:00
2024-08-26 15:52:07 +01:00
2023-12-18 14:03:29 +00:00
2024-09-09 18:26:49 +01:00
2024-11-14 11:42:43 +00:00
2024-05-08 11:39:21 +09:00
2024-09-09 18:26:49 +01:00
2024-10-17 12:13:10 +01:00
2024-12-02 00:30:37 +00:00
2024-11-01 14:48:11 +00:00
2024-09-09 18:26:49 +01:00
2024-09-09 18:26:49 +01:00
2024-11-14 11:39:47 +00:00
2024-11-01 14:48:12 +00:00
2024-12-02 00:30:38 +00:00
2024-10-23 13:01:58 +01:00
2024-11-13 13:53:09 +00:00
2024-11-01 13:22:48 +00:00
2024-12-03 14:40:57 +00:00
2024-05-08 11:39:31 +09:00
2024-09-09 18:26:49 +01:00
2024-09-09 18:26:49 +01:00
2024-07-29 13:36:56 +01:00
2024-11-14 11:42:42 +00:00
2024-10-24 13:22:18 +01:00
2024-10-22 15:06:29 +01:00
2024-10-18 18:44:26 +01:00
2024-10-23 00:07:04 +01:00
2024-11-07 15:23:29 +00:00
2024-09-09 18:26:49 +01:00
2024-09-09 18:26:49 +01:00
2024-10-30 13:15:31 +00:00
2024-10-30 13:15:31 +00:00
2024-09-10 12:40:24 +01:00
2024-10-17 18:42:10 +01:00
2024-08-09 14:24:55 +02:00
2024-08-09 14:24:55 +02:00
2024-09-30 01:09:52 +02:00
2024-11-11 14:45:41 +00:00
2024-11-01 14:48:16 +00:00
2024-11-01 14:48:16 +00:00
2024-10-28 23:30:33 +00:00
2024-10-28 12:23:27 +00:00
2024-06-11 17:13:31 +01:00
2024-03-26 17:13:45 +00:00
2024-09-30 01:09:53 +02:00
2024-07-08 12:50:02 +01:00
2024-11-11 14:45:41 +00:00
2024-10-23 13:02:02 +01:00
2024-10-23 13:02:02 +01:00
2024-10-21 14:14:56 +01:00