Marek Vasut 29d861b5d2 clk: rs9: Fix DIF OEn bit placement on 9FGV0241
On 9FGV0241, the DIF OE0 is BIT(1) and DIF OE1 is BIT(2), on the other
chips like 9FGV0441 and 9FGV0841 DIF OE0 is BIT(0) and so on. Increment
the index in BIT() macro instead of the result of BIT() macro to shift
the bit correctly on 9FGV0241.

Fixes: 603df193ec51 ("clk: rs9: Support device specific dif bit calculation")
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Link: https://lore.kernel.org/r/20231105200642.62792-1-marek.vasut+renesas@mailbox.org
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2023-12-17 14:10:08 -08:00
..
2022-03-11 18:22:15 -08:00
2023-10-23 20:16:21 -07:00
2022-10-03 12:34:32 -07:00
2023-06-29 15:28:33 -07:00
2023-10-23 20:16:21 -07:00
2023-10-23 20:16:21 -07:00
2020-12-07 16:56:41 -08:00