Marc Kleine-Budde aa66ae9b24 can: mcp251xfd: ring: increase number of RX-FIFOs to 3 and increase max TX-FIFO depth to 16
This patch increases the number of RX-FIFOs to 3 and the max TX-FIFO
depth to 16. This leads to the following default ring configuration.

CAN-2.0 mode:

| FIFO setup: TEF:         0x400:  8*12 bytes =   96 bytes
| FIFO setup: RX-0: FIFO 1/0x460: 32*20 bytes =  640 bytes
| FIFO setup: RX-1: FIFO 2/0x6e0: 32*20 bytes =  640 bytes
| FIFO setup: RX-2: FIFO 3/0x960: 16*20 bytes =  320 bytes
| FIFO setup: TX:   FIFO 4/0xaa0:  8*16 bytes =  128 bytes
| FIFO setup: free:                              224 bytes

CAN-FD mode:

| FIFO setup: TEF:         0x400:  4*12 bytes =   48 bytes
| FIFO setup: RX-0: FIFO 1/0x430: 16*76 bytes = 1216 bytes
| FIFO setup: RX-1: FIFO 2/0x8f0:  4*76 bytes =  304 bytes
| FIFO setup: TX:   FIFO 3/0xa20:  4*72 bytes =  288 bytes
| FIFO setup: free:                              192 bytes

With the previously added ethtool ring configuration support the RAM
on the chip can now be runtime configured between RX and TX buffers.

Link: https://lore.kernel.org/20220313083640.501791-13-mkl@pengutronix.de
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
2022-03-13 09:45:36 +01:00
..
2022-02-18 19:36:36 +01:00
2022-02-25 12:30:01 -08:00
2022-02-28 10:43:07 -08:00
2022-02-28 12:51:14 -08:00
2021-12-09 20:06:54 -08:00
2022-02-28 10:43:07 -08:00
2022-01-11 11:35:28 -08:00
2022-03-04 12:02:19 +00:00
2022-02-28 10:43:07 -08:00
2022-01-22 08:33:37 +02:00
2022-01-16 08:08:11 +02:00
2022-02-02 10:33:04 +05:30
2022-02-28 10:43:07 -08:00
2022-01-22 08:33:37 +02:00
2022-03-11 11:54:45 +00:00
2022-01-20 13:25:01 +02:00
2022-01-27 11:23:26 +02:00
2022-03-07 11:40:40 +00:00
2021-12-29 10:54:50 +01:00
2022-01-20 13:31:46 +02:00
2022-02-28 10:43:07 -08:00
2022-01-23 06:20:44 +02:00
2022-01-17 08:07:57 +02:00
2022-01-22 08:33:37 +02:00
2021-12-08 14:53:15 -05:00