Boqun Feng 49e9cf3f0c powerpc: Make value-returning atomics fully ordered
According to memory-barriers.txt:

> Any atomic operation that modifies some state in memory and returns
> information about the state (old or new) implies an SMP-conditional
> general memory barrier (smp_mb()) on each side of the actual
> operation ...

Which mean these operations should be fully ordered. However on PPC,
PPC_ATOMIC_ENTRY_BARRIER is the barrier before the actual operation,
which is currently "lwsync" if SMP=y. The leading "lwsync" can not
guarantee fully ordered atomics, according to Paul Mckenney:

https://lkml.org/lkml/2015/10/14/970

To fix this, we define PPC_ATOMIC_ENTRY_BARRIER as "sync" to guarantee
the fully-ordered semantics.

This also makes futex atomics fully ordered, which can avoid possible
memory ordering problems if userspace code relies on futex system call
for fully ordered semantics.

Fixes: b97021f85517 ("powerpc: Fix atomic_xxx_return barrier semantics")
Cc: stable@vger.kernel.org # 3.2+
Signed-off-by: Boqun Feng <boqun.feng@gmail.com>
Reviewed-by: Paul E. McKenney <paulmck@linux.vnet.ibm.com>
Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2015-12-14 20:38:18 +11:00
..
2015-11-14 09:09:37 -08:00
2015-11-22 13:15:05 -08:00
2015-11-19 12:21:23 -08:00
2015-11-10 10:05:17 -08:00
2015-11-12 15:26:39 -08:00
2015-10-06 17:10:28 +02:00
2015-10-06 17:10:28 +02:00
2015-11-10 16:24:25 -08:00
2015-10-06 17:10:28 +02:00
2015-11-09 16:36:10 -08:00
2015-11-16 12:51:11 +01:00
2015-11-06 22:54:49 +01:00
2015-11-11 09:16:10 -08:00