Minghuan Lian 4dd5da65a3 irqchip/ls-scfg-msi: Add LS1046a MSI support
LS1046a includes 4 MSIRs, each MSIR is assigned a dedicate GIC
SPI interrupt and provides 32 MSI interrupts. Compared to previous
MSI, LS1046a's IBS(interrupt bit select) shift is changed to 2 and
total MSI interrupt number is changed to 128.

The patch adds structure 'ls_scfg_msir' to describe MSIR setting and
'ibs_shift' to store the different value between the SoCs.

Signed-off-by: Minghuan Lian <Minghuan.Lian@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-08-31 16:19:34 +01:00
..
2017-08-13 12:33:35 -07:00
2017-08-13 12:44:18 -07:00
2017-07-08 12:36:50 -07:00
2017-07-24 17:38:21 +02:00
2017-07-04 14:28:22 -07:00
2017-07-17 15:00:47 +02:00
2017-07-03 20:55:59 -07:00
2017-08-07 13:30:40 -04:00
2017-07-06 11:32:40 -07:00
2017-07-04 14:47:47 -07:00
2017-07-11 09:55:47 -07:00
2017-07-01 14:30:39 -07:00
2017-08-01 20:11:02 -05:00
2017-08-01 15:22:55 -07:00
2017-07-13 11:49:52 -07:00
2017-07-05 17:09:27 -07:00
2017-07-04 14:47:47 -07:00
2017-07-06 15:38:31 -07:00
2017-07-13 12:15:06 -07:00
2017-08-13 12:30:17 -07:00
2017-08-13 12:41:58 -07:00
2017-08-13 12:33:35 -07:00
2017-08-13 12:27:42 -07:00
2017-07-03 20:27:48 -07:00