Nicolas Pitre 99c6bb390c [ARM] Feroceon: small cleanups to L2 cache code
- Make sure that coprocessor instructions for range ops are contiguous
  and not reordered.

- s/invalidate_and_disable_dcache/flush_and_disable_dcache/

- Don't re-enable I/D caches if they were not enabled initially.

- Change some masks to shifts for better generated code.

Signed-off-by: Nicolas Pitre <nico@marvell.com>
Acked-by: Lennert Buytenhek <buytenh@marvell.com>
2008-09-30 13:41:54 -04:00
..
2008-08-01 13:03:49 -07:00
2008-07-26 12:00:11 -07:00
2008-08-21 19:46:42 +02:00
2008-08-12 18:33:56 -07:00
2008-07-30 09:41:45 -07:00
2008-07-26 12:00:09 -07:00