Aravind Gopalakrishnan 99e1dfb7d2 EDAC, mce_amd: Don't emit 'CE' for Deferred error
Currently, when decoding an MCE, we display 'CE' for a Deferred error, like
this:

[Hardware Error]: CPU:0 (15:2:0) MC4_STATUS[Over|CE|MiscV|-|AddrV|Deferred|-|UECC]: 0xdc04b00095080813

When the 'UC' bit in the MCx_STATUS register is clear, the error status
is either a Corrected error or Deferred error as determined by the
'Deferred' bit. So do not print 'CE' on a deferred error.

Refer to AMD Error Scope Hierarchy table in a newer BKDG (example:
49125_15h_Models_30h-3Fh_BKDG.pdf, section "RAS Features").

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@amd.com>
Cc: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
Cc: linux-edac <linux-edac@vger.kernel.org>
Link: http://lkml.kernel.org/r/1436788382-6463-1-git-send-email-aravind.gopalakrishnan@amd.com
Signed-off-by: Borislav Petkov <bp@suse.de>
2015-07-14 06:32:53 +02:00
..
2015-06-26 11:08:27 -07:00
2015-06-10 22:46:34 -07:00
2015-06-26 11:54:29 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 14:44:22 -07:00
2015-06-26 11:54:29 -07:00
2015-06-13 08:44:14 -07:00
2015-07-02 14:40:49 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 19:40:18 -07:00
2015-07-05 10:54:09 -07:00
2015-06-19 01:18:43 +02:00
2015-06-23 13:32:38 -07:00
2015-07-02 14:40:49 -07:00
2015-07-02 14:40:49 -07:00
2015-06-28 12:32:13 -07:00
2015-07-03 12:11:17 -07:00
2015-07-03 16:02:25 -07:00