mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2025-01-17 22:05:08 +00:00
39bd2b6a37
The 'phandle-array' type is a bit ambiguous. It can be either just an
array of phandles or an array of phandles plus args. Many schemas for
phandle-array properties aren't clear in the schema which case applies
though the description usually describes it.
The array of phandles case boils down to needing:
items:
maxItems: 1
The phandle plus args cases should typically take this form:
items:
- items:
- description: A phandle
- description: 1st arg cell
- description: 2nd arg cell
With this change, some examples need updating so that the bracketing of
property values matches the schema.
Signed-off-by: Rob Herring <robh@kernel.org>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Acked-by: Vinod Koul <vkoul@kernel.org>
Acked-by: Ulf Hansson <ulf.hansson@linaro.org>
Acked-by: Georgi Djakov <djakov@kernel.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Mark Brown <broonie@kernel.org>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Acked-by: Marc Kleine-Budde <mkl@pengutronix.de>
Link: https://lore.kernel.org/r/20220119015038.2433585-1-robh@kernel.org
110 lines
2.5 KiB
YAML
110 lines
2.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/phy/intel,combo-phy.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Intel ComboPhy Subsystem
|
|
|
|
maintainers:
|
|
- Dilip Kota <eswara.kota@linux.intel.com>
|
|
|
|
description: |
|
|
Intel Combophy subsystem supports PHYs for PCIe, EMAC and SATA
|
|
controllers. A single Combophy provides two PHY instances.
|
|
|
|
properties:
|
|
$nodename:
|
|
pattern: "combophy(@.*|-[0-9a-f])*$"
|
|
|
|
compatible:
|
|
items:
|
|
- const: intel,combophy-lgm
|
|
- const: intel,combo-phy
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
reg:
|
|
items:
|
|
- description: ComboPhy core registers
|
|
- description: PCIe app core control registers
|
|
|
|
reg-names:
|
|
items:
|
|
- const: core
|
|
- const: app
|
|
|
|
resets:
|
|
maxItems: 4
|
|
|
|
reset-names:
|
|
items:
|
|
- const: phy
|
|
- const: core
|
|
- const: iphy0
|
|
- const: iphy1
|
|
|
|
intel,syscfg:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
items:
|
|
- items:
|
|
- description: phandle to Chip configuration registers
|
|
- description: ComboPhy instance id
|
|
description: Chip configuration registers handle and ComboPhy instance id
|
|
|
|
intel,hsio:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
items:
|
|
- items:
|
|
- description: phandle to HSIO registers
|
|
- description: ComboPhy instance id
|
|
description: HSIO registers handle and ComboPhy instance id on NOC
|
|
|
|
intel,aggregation:
|
|
type: boolean
|
|
description: |
|
|
Specify the flag to configure ComboPHY in dual lane mode.
|
|
|
|
intel,phy-mode:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: |
|
|
Mode of the two phys in ComboPhy.
|
|
See dt-bindings/phy/phy.h for values.
|
|
|
|
"#phy-cells":
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- reg
|
|
- reg-names
|
|
- intel,syscfg
|
|
- intel,hsio
|
|
- intel,phy-mode
|
|
- "#phy-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/phy/phy.h>
|
|
combophy@d0a00000 {
|
|
compatible = "intel,combophy-lgm", "intel,combo-phy";
|
|
clocks = <&cgu0 1>;
|
|
#phy-cells = <1>;
|
|
reg = <0xd0a00000 0x40000>,
|
|
<0xd0a40000 0x1000>;
|
|
reg-names = "core", "app";
|
|
resets = <&rcu0 0x50 6>,
|
|
<&rcu0 0x50 17>,
|
|
<&rcu0 0x50 23>,
|
|
<&rcu0 0x50 24>;
|
|
reset-names = "phy", "core", "iphy0", "iphy1";
|
|
intel,syscfg = <&sysconf 0>;
|
|
intel,hsio = <&hsiol 0>;
|
|
intel,phy-mode = <PHY_TYPE_PCIE>;
|
|
intel,aggregation;
|
|
};
|