Venkatesh Pallipadi 991528d734 ACPI: Processor native C-states using MWAIT
Intel processors starting with the Core Duo support
support processor native C-state using the MWAIT instruction.
Refer: Intel Architecture Software Developer's Manual
http://www.intel.com/design/Pentium4/manuals/253668.htm

Platform firmware exports the support for Native C-state to OS using
ACPI _PDC and _CST methods.
Refer: Intel Processor Vendor-Specific ACPI: Interface Specification
http://www.intel.com/technology/iapc/acpi/downloads/302223.htm

With Processor Native C-state, we use 'MWAIT' instruction on the processor
to enter different C-states (C1, C2, C3).  We won't use the special IO
ports to enter C-state and no SMM mode etc required to enter C-state.
Overall this will mean better C-state support.

One major advantage of using MWAIT for all C-states is, with this and
"treat interrupt as break event" feature of MWAIT, we can now get accurate
timing for the time spent in C1, C2, ..  states.

Signed-off-by: Venkatesh Pallipadi <venkatesh.pallipadi@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Len Brown <len.brown@intel.com>
2006-10-14 00:35:39 -04:00
..
2006-07-09 15:15:40 -04:00
2006-01-20 02:23:50 -05:00
2006-06-14 02:34:48 -04:00
2006-06-28 03:11:38 -04:00
2006-06-14 02:34:48 -04:00
2006-06-14 02:30:55 -04:00
2006-06-28 03:11:38 -04:00
2006-01-20 02:23:50 -05:00
2006-07-09 15:15:40 -04:00
2006-07-10 02:37:22 -04:00
2006-01-20 02:23:50 -05:00
2006-06-14 02:44:35 -04:00
2006-06-28 03:11:38 -04:00
2006-06-14 02:44:35 -04:00
2006-06-14 02:30:55 -04:00
2006-06-14 02:44:35 -04:00
2006-07-09 08:47:46 -07:00
2006-07-09 08:47:46 -07:00
2006-01-20 02:23:50 -05:00
2006-06-14 01:22:20 -04:00
2006-07-09 15:15:40 -04:00
2006-06-14 02:44:35 -04:00
2006-06-14 02:04:16 -04:00
2006-06-14 02:04:16 -04:00
2006-06-14 02:04:16 -04:00
2005-08-05 00:45:14 -04:00
2006-06-14 02:34:48 -04:00
2006-06-28 03:11:38 -04:00
2006-06-14 02:30:55 -04:00
2006-06-14 02:34:48 -04:00
2006-06-14 02:34:48 -04:00
2005-08-05 00:45:14 -04:00