Paolo Bonzini 7e6a6b400d KVM/arm64 fixes for 5.17, take #2 ...

- A couple of fixes when handling an exception while a SError has been
   delivered
 
 - Workaround for Cortex-A510's single-step[ erratum
 -----BEGIN PGP SIGNATURE-----
 
 iQJDBAABCgAtFiEEn9UcU+C1Yxj9lZw9I9DQutE9ekMFAmH9LlcPHG1hekBrZXJu
 ZWwub3JnAAoJECPQ0LrRPXpDLTcP/3Ry8CzvPubZquMyNdRUFvEg2EcfTa6vtIGW
 Fw7ap2hwPUaXUgJKDihMFIWj3Wf/wPmXw4t2Sr8R/yq8v9kWe+IG1isnT0yQhY3W
 kLXEqc8Mu4Rf8+jvlFHsp5mLENHIswpWAv/EY49ChgZkNmtkKpnPm1qnD89d8bNv
 tUwooDWidQ/7nXdM3z6zygSROJS24+OGTYTWzOQ1KgV3FGaXbqYiCleoPOpRR/Tc
 DQQWF/tVl8bZCqgkGKZCv3aXT0ZUPrQggARJGai78vP0l2sE/Kyaydgq5I7npZja
 2L2U4kDNoPYIVa8A1jvV3Ef3AqNFs6B7+jXWfYIgAcXjCYzDK3cZcxavf/Inq9F1
 3udVGJGSzH1KkGaihW3BVhsqGORRHKCdksJzWRgqf6vGyJhJw0u0D2u1rTWcT+jw
 Nm4KxShp0CX59HSLnVF5sR0Mct3jNNZ7UCCgH7q10wuBqYRfJT32hCo2ZrT7g9oD
 IQ+pa2dVYa3SaKZ4O6T/lSlbLOuuxtvmcEIfxYpPD6m10S5RrxOdsW3MCtiYM5HQ
 24oo2mk6NIu/va0XxhcW+NBMcYtLQD9JUGbkUkpcRy2mgilTi9b4YPp+muYM7plQ
 /S1gj2kGY8vjMg0H+wysjMJyl2huEwSRsZ/UfxCAgW+MYhHLDxhxAnDWc8EcwGgE
 tUzomowB
 =Mbx/
 -----END PGP SIGNATURE-----

Merge tag 'kvmarm-fixes-5.17-2' of git://git.kernel.org/pub/scm/linux/kernel/git/kvmarm/kvmarm into HEAD

KVM/arm64 fixes for 5.17, take #2

- A couple of fixes when handling an exception while a SError has been
  delivered

- Workaround for Cortex-A510's single-step[ erratum

2022-02-05 00:58:25 -05:00

..

Kconfig

riscv: do not select non-existing config ANON_INODES

2021-10-22 05:53:37 -04:00

main.c

KVM: RISC-V: Avoid spurious virtual interrupts after clearing hideleg CSR

2022-01-06 15:18:18 +05:30

Makefile

RISC-V: KVM: Add SBI HSM extension in KVM

2022-01-06 15:12:47 +05:30

mmu.c

RISC-V: Do not use cpumask data structure for hartid bitmap

2022-01-20 09:27:22 -08:00

tlb.S

RISC-V: KVM: Fix GPA passed to __kvm_riscv_hfence_gvma_xyz() functions

2021-10-31 02:45:43 -04:00

vcpu_exit.c

KVM: Rename kvm_vcpu_block() => kvm_vcpu_halt()

2021-12-08 04:24:51 -05:00

vcpu_fp.c

RISC-V: KVM: make kvm_riscv_vcpu_fp_clean() static

2022-01-06 15:13:58 +05:30

vcpu_sbi_base.c

RISC-V: KVM: Fix SBI implementation version

2022-02-02 18:58:06 +05:30

vcpu_sbi_hsm.c

RISC-V: KVM: Add SBI HSM extension in KVM

2022-01-06 15:12:47 +05:30

vcpu_sbi_replace.c

RISC-V: Do not use cpumask data structure for hartid bitmap

2022-01-20 09:27:22 -08:00

vcpu_sbi_v01.c

RISC-V: Do not use cpumask data structure for hartid bitmap

2022-01-20 09:27:22 -08:00

vcpu_sbi.c

RISC-V: KVM: Forward SBI experimental and vendor extensions

2022-01-06 15:14:33 +05:30

vcpu_switch.S

RISC-V: KVM: FP lazy save/restore

2021-10-04 16:08:23 +05:30

vcpu_timer.c

RISC-V: KVM: remove unneeded semicolon

2021-11-01 17:35:13 +05:30

vcpu.c

RISC-V: KVM: make CY, TM, and IR counters accessible in VU mode

2022-02-02 18:57:10 +05:30

vm.c

RISC-V: KVM: Add VM capability to allow userspace get GPA bits

2022-01-06 15:16:58 +05:30

vmid.c

RISC-V: Do not use cpumask data structure for hartid bitmap

2022-01-20 09:27:22 -08:00