Dan Williams 162b96e63e ioat2,3: cacheline align software descriptor allocations
All the necessary fields for handling an ioat2,3 ring entry can fit into
one cacheline.  Move ->len prior to ->txd in struct ioat_ring_ent, and
move allocation of these entries to a hw-cache-aligned kmem cache to
reduce the number of cachelines dirtied for descriptor management.

Signed-off-by: Dan Williams <dan.j.williams@intel.com>
2009-09-08 17:53:04 -07:00
..
2009-09-08 17:53:04 -07:00
2009-09-08 17:53:02 -07:00
2009-09-08 17:53:02 -07:00
2009-09-08 17:53:02 -07:00
2009-09-08 17:52:57 -07:00
2009-09-08 17:53:03 -07:00
2009-09-08 17:53:03 -07:00