Théo Lebrun 1cbdfcfd08 clk: eyeq: add EyeQ6H west fixed factor clocks
Previous setup was:
 - pll-west clock registered from driver at of_clk_init();
 - Both OCC and UART clocks registered from DT using fixed-factor-clock
   compatible.

Now that drivers/clk/clk-eyeq.c supports registering fixed factors, use
that capability to register west-per-occ and west-per-uart (giving them
proper names at the same time).

Also switch from hard-coded index 0 for pll-west to using the
EQ6HC_WEST_PLL_PER constant by exposed dt-bindings headers.

All get exposed at of_clk_init() because they get used by the AMBA PL011
serial ports. Those are instantiated before platform bus infrastructure.

Signed-off-by: Théo Lebrun <theo.lebrun@bootlin.com>
Link: https://lore.kernel.org/r/20241106-mbly-clk-v2-8-84cfefb3f485@bootlin.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2024-11-14 14:52:27 -08:00
..
2024-09-19 11:12:49 +02:00
2024-09-27 11:42:03 -07:00
2024-09-27 09:05:18 -07:00
2024-09-27 08:48:37 -07:00
2024-09-27 10:27:22 -07:00
2024-09-27 08:48:37 -07:00
2024-09-17 15:27:01 +02:00
2024-09-18 10:49:45 +02:00
2024-09-27 11:42:03 -07:00
2024-09-26 12:00:25 -07:00
2024-09-19 10:18:15 +02:00
2024-09-28 08:47:46 -07:00
2024-09-19 10:18:15 +02:00
2024-09-29 09:47:33 -07:00
2024-09-09 08:36:23 +02:00
2024-09-27 09:12:51 -07:00
2024-09-29 09:22:34 -07:00
2024-09-26 08:43:17 -07:00
2024-09-25 14:56:40 -07:00
2024-09-24 13:02:06 -07:00
2024-09-23 12:47:06 -07:00
2024-09-23 14:05:10 -07:00
2024-09-26 12:00:25 -07:00
2024-09-26 12:00:25 -07:00
2024-09-26 12:00:25 -07:00
2024-09-29 09:22:34 -07:00
2024-09-26 12:00:25 -07:00
2024-09-23 14:00:46 -07:00
2024-09-09 12:22:06 +02:00
2024-09-29 09:22:34 -07:00
2024-09-11 16:02:54 +02:00
2024-09-26 08:43:17 -07:00
2024-09-26 08:43:17 -07:00
2024-09-26 08:43:17 -07:00
2024-09-27 09:55:30 -07:00
2024-09-04 17:24:58 -05:00