sxauwsk 49530e6411
spi: cadence: Add usleep_range() for cdns_spi_fill_tx_fifo()
In case of xspi work in busy condition, may send bytes failed.
once something wrong, spi controller did't work any more

My test found this situation appear in both of read/write process.
so when TX FIFO is full, add one byte delay before send data;

Signed-off-by: sxauwsk <sxauwsk@163.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-04-18 11:28:29 +01:00
..
2017-07-17 12:09:38 +01:00
2016-07-07 11:44:43 +02:00
2015-12-07 20:09:09 +00:00
2017-09-27 10:02:57 -07:00
2017-08-23 17:12:05 +01:00
2017-01-23 18:09:37 +00:00
2017-08-10 15:50:23 +01:00
2017-05-26 12:41:07 +01:00