Lukasz Luba 5609296750 PM: EM: Add min/max available performance state limits
On some devices there are HW dependencies for shared frequency and voltage
between devices. It will impact Energy Aware Scheduler (EAS) decision,
where CPUs share the voltage & frequency domain with other CPUs or devices
e.g.
 - Mid CPUs + Big CPU
 - Little CPU + L3 cache in DSU
 - some other device + Little CPUs

Detailed explanation of one example:
When the L3 cache frequency is increased, the affected Little CPUs might
run at higher voltage and frequency. That higher voltage causes higher CPU
power and thus more energy is used for running the tasks. This is
important for background running tasks, which try to run on energy
efficient CPUs.

Therefore, add performance state limits which are applied for the device
(in this case CPU). This is important on SoCs with HW dependencies
mentioned above so that the Energy Aware Scheduler (EAS) does not use
performance states outside the valid min-max range for energy calculation.

Signed-off-by: Lukasz Luba <lukasz.luba@arm.com>
Link: https://patch.msgid.link/20241030164126.1263793-2-lukasz.luba@arm.com
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
2024-11-04 23:00:47 +01:00
..
2024-10-31 14:56:19 -10:00
2024-06-15 10:43:06 -07:00
2024-09-29 08:51:30 -07:00
2024-09-28 09:06:15 -07:00
2024-09-19 10:18:15 +02:00
2024-11-03 08:18:28 -10:00
2024-10-27 08:56:22 -10:00
2024-09-17 07:25:37 +02:00
2024-11-03 08:22:21 -10:00
2024-07-29 10:45:54 -07:00
2024-10-09 12:47:19 -07:00
2024-09-03 21:15:26 -07:00
2024-09-19 10:18:15 +02:00
2024-09-27 08:18:43 -07:00
2024-07-18 12:19:20 -07:00
2024-05-30 15:31:38 -07:00
2024-05-17 17:31:24 -07:00
2024-09-18 06:59:44 +02:00