mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-01-10 07:00:48 +00:00
bf83dae90f
Expose a HWCAP and ID_AA64MMFR3_EL1_S1POE to userspace, so they can be used to check if the CPU supports the feature. Signed-off-by: Joey Gouly <joey.gouly@arm.com> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Will Deacon <will@kernel.org> Reviewed-by: Catalin Marinas <catalin.marinas@arm.com> Reviewed-by: Anshuman Khandual <anshuman.khandual@arm.com> Link: https://lore.kernel.org/r/20240822151113.1479789-12-joey.gouly@arm.com Signed-off-by: Will Deacon <will@kernel.org>
128 lines
4.0 KiB
C
128 lines
4.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
/*
|
|
* Copyright (C) 2012 ARM Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef _UAPI__ASM_HWCAP_H
|
|
#define _UAPI__ASM_HWCAP_H
|
|
|
|
/*
|
|
* HWCAP flags - for AT_HWCAP
|
|
*
|
|
* Bits 62 and 63 are reserved for use by libc.
|
|
* Bits 32-61 are unallocated for potential use by libc.
|
|
*/
|
|
#define HWCAP_FP (1 << 0)
|
|
#define HWCAP_ASIMD (1 << 1)
|
|
#define HWCAP_EVTSTRM (1 << 2)
|
|
#define HWCAP_AES (1 << 3)
|
|
#define HWCAP_PMULL (1 << 4)
|
|
#define HWCAP_SHA1 (1 << 5)
|
|
#define HWCAP_SHA2 (1 << 6)
|
|
#define HWCAP_CRC32 (1 << 7)
|
|
#define HWCAP_ATOMICS (1 << 8)
|
|
#define HWCAP_FPHP (1 << 9)
|
|
#define HWCAP_ASIMDHP (1 << 10)
|
|
#define HWCAP_CPUID (1 << 11)
|
|
#define HWCAP_ASIMDRDM (1 << 12)
|
|
#define HWCAP_JSCVT (1 << 13)
|
|
#define HWCAP_FCMA (1 << 14)
|
|
#define HWCAP_LRCPC (1 << 15)
|
|
#define HWCAP_DCPOP (1 << 16)
|
|
#define HWCAP_SHA3 (1 << 17)
|
|
#define HWCAP_SM3 (1 << 18)
|
|
#define HWCAP_SM4 (1 << 19)
|
|
#define HWCAP_ASIMDDP (1 << 20)
|
|
#define HWCAP_SHA512 (1 << 21)
|
|
#define HWCAP_SVE (1 << 22)
|
|
#define HWCAP_ASIMDFHM (1 << 23)
|
|
#define HWCAP_DIT (1 << 24)
|
|
#define HWCAP_USCAT (1 << 25)
|
|
#define HWCAP_ILRCPC (1 << 26)
|
|
#define HWCAP_FLAGM (1 << 27)
|
|
#define HWCAP_SSBS (1 << 28)
|
|
#define HWCAP_SB (1 << 29)
|
|
#define HWCAP_PACA (1 << 30)
|
|
#define HWCAP_PACG (1UL << 31)
|
|
|
|
/*
|
|
* HWCAP2 flags - for AT_HWCAP2
|
|
*/
|
|
#define HWCAP2_DCPODP (1 << 0)
|
|
#define HWCAP2_SVE2 (1 << 1)
|
|
#define HWCAP2_SVEAES (1 << 2)
|
|
#define HWCAP2_SVEPMULL (1 << 3)
|
|
#define HWCAP2_SVEBITPERM (1 << 4)
|
|
#define HWCAP2_SVESHA3 (1 << 5)
|
|
#define HWCAP2_SVESM4 (1 << 6)
|
|
#define HWCAP2_FLAGM2 (1 << 7)
|
|
#define HWCAP2_FRINT (1 << 8)
|
|
#define HWCAP2_SVEI8MM (1 << 9)
|
|
#define HWCAP2_SVEF32MM (1 << 10)
|
|
#define HWCAP2_SVEF64MM (1 << 11)
|
|
#define HWCAP2_SVEBF16 (1 << 12)
|
|
#define HWCAP2_I8MM (1 << 13)
|
|
#define HWCAP2_BF16 (1 << 14)
|
|
#define HWCAP2_DGH (1 << 15)
|
|
#define HWCAP2_RNG (1 << 16)
|
|
#define HWCAP2_BTI (1 << 17)
|
|
#define HWCAP2_MTE (1 << 18)
|
|
#define HWCAP2_ECV (1 << 19)
|
|
#define HWCAP2_AFP (1 << 20)
|
|
#define HWCAP2_RPRES (1 << 21)
|
|
#define HWCAP2_MTE3 (1 << 22)
|
|
#define HWCAP2_SME (1 << 23)
|
|
#define HWCAP2_SME_I16I64 (1 << 24)
|
|
#define HWCAP2_SME_F64F64 (1 << 25)
|
|
#define HWCAP2_SME_I8I32 (1 << 26)
|
|
#define HWCAP2_SME_F16F32 (1 << 27)
|
|
#define HWCAP2_SME_B16F32 (1 << 28)
|
|
#define HWCAP2_SME_F32F32 (1 << 29)
|
|
#define HWCAP2_SME_FA64 (1 << 30)
|
|
#define HWCAP2_WFXT (1UL << 31)
|
|
#define HWCAP2_EBF16 (1UL << 32)
|
|
#define HWCAP2_SVE_EBF16 (1UL << 33)
|
|
#define HWCAP2_CSSC (1UL << 34)
|
|
#define HWCAP2_RPRFM (1UL << 35)
|
|
#define HWCAP2_SVE2P1 (1UL << 36)
|
|
#define HWCAP2_SME2 (1UL << 37)
|
|
#define HWCAP2_SME2P1 (1UL << 38)
|
|
#define HWCAP2_SME_I16I32 (1UL << 39)
|
|
#define HWCAP2_SME_BI32I32 (1UL << 40)
|
|
#define HWCAP2_SME_B16B16 (1UL << 41)
|
|
#define HWCAP2_SME_F16F16 (1UL << 42)
|
|
#define HWCAP2_MOPS (1UL << 43)
|
|
#define HWCAP2_HBC (1UL << 44)
|
|
#define HWCAP2_SVE_B16B16 (1UL << 45)
|
|
#define HWCAP2_LRCPC3 (1UL << 46)
|
|
#define HWCAP2_LSE128 (1UL << 47)
|
|
#define HWCAP2_FPMR (1UL << 48)
|
|
#define HWCAP2_LUT (1UL << 49)
|
|
#define HWCAP2_FAMINMAX (1UL << 50)
|
|
#define HWCAP2_F8CVT (1UL << 51)
|
|
#define HWCAP2_F8FMA (1UL << 52)
|
|
#define HWCAP2_F8DP4 (1UL << 53)
|
|
#define HWCAP2_F8DP2 (1UL << 54)
|
|
#define HWCAP2_F8E4M3 (1UL << 55)
|
|
#define HWCAP2_F8E5M2 (1UL << 56)
|
|
#define HWCAP2_SME_LUTV2 (1UL << 57)
|
|
#define HWCAP2_SME_F8F16 (1UL << 58)
|
|
#define HWCAP2_SME_F8F32 (1UL << 59)
|
|
#define HWCAP2_SME_SF8FMA (1UL << 60)
|
|
#define HWCAP2_SME_SF8DP4 (1UL << 61)
|
|
#define HWCAP2_SME_SF8DP2 (1UL << 62)
|
|
#define HWCAP2_POE (1UL << 63)
|
|
|
|
#endif /* _UAPI__ASM_HWCAP_H */
|