Alex Frid 71422dbb89 clk: tegra: Correct Tegra210 UTMIPLL poweron delay
Increased Tegra210 UTMIPLL power on delay to 20us (spec maximum is 15us).
Also remove a few empty lines to make it more clear the ACTIVE_DLY_COUNT
and ENABLE_DLY_COUNT fields.

Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
Tested-by: Thierry Reding <treding@nvidia.com>
Acked-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-08-23 16:00:33 -07:00
..
2017-07-17 18:31:06 -07:00
2017-06-19 17:14:11 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2017-08-23 15:39:58 -07:00
2017-08-23 15:30:29 -07:00
2016-04-15 16:50:04 -07:00
2017-08-23 15:53:25 -07:00
2017-06-19 19:02:42 -07:00
2016-03-02 17:48:26 -08:00
2017-06-02 15:37:45 -07:00
2016-11-09 12:05:50 -08:00
2017-07-17 11:51:10 -07:00
2016-10-23 10:18:45 -07:00