mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-01-09 06:33:34 +00:00
4c02c9af3c
Split the giant clock driver for MT8173 into smaller drivers and make it possible to build the non boot critical clock controller drivers as modules by adding remove functions and both module description and license where needed. While at it, also change a mtk_register_reset_controller() call to mtk_register_reset_controller_with_dev() in mt8173-infracfg. Some spare code style cleanups were also performed. Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Link: https://lore.kernel.org/r/20230120092053.182923-11-angelogioacchino.delregno@collabora.com Tested-by: Mingming Su <mingming.su@mediatek.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
65 lines
1.9 KiB
C
65 lines
1.9 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Copyright (c) 2022 Collabora Ltd.
|
|
* Author: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
|
|
*/
|
|
|
|
#include <dt-bindings/clock/mt8173-clk.h>
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include "clk-gate.h"
|
|
#include "clk-mtk.h"
|
|
|
|
static const struct mtk_gate_regs venc_cg_regs = {
|
|
.set_ofs = 0x4,
|
|
.clr_ofs = 0x8,
|
|
.sta_ofs = 0x0,
|
|
};
|
|
|
|
#define GATE_VENC(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &venc_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)
|
|
|
|
static const struct mtk_gate venc_clks[] = {
|
|
GATE_DUMMY(CLK_DUMMY, "venc_dummy"),
|
|
GATE_VENC(CLK_VENC_CKE0, "venc_cke0", "mm_sel", 0),
|
|
GATE_VENC(CLK_VENC_CKE1, "venc_cke1", "venc_sel", 4),
|
|
GATE_VENC(CLK_VENC_CKE2, "venc_cke2", "venc_sel", 8),
|
|
GATE_VENC(CLK_VENC_CKE3, "venc_cke3", "venc_sel", 12),
|
|
};
|
|
|
|
static const struct mtk_gate venclt_clks[] = {
|
|
GATE_DUMMY(CLK_DUMMY, "venclt_dummy"),
|
|
GATE_VENC(CLK_VENCLT_CKE0, "venclt_cke0", "mm_sel", 0),
|
|
GATE_VENC(CLK_VENCLT_CKE1, "venclt_cke1", "venclt_sel", 4),
|
|
};
|
|
|
|
static const struct mtk_clk_desc venc_desc = {
|
|
.clks = venc_clks,
|
|
.num_clks = ARRAY_SIZE(venc_clks),
|
|
};
|
|
|
|
static const struct mtk_clk_desc venc_lt_desc = {
|
|
.clks = venclt_clks,
|
|
.num_clks = ARRAY_SIZE(venclt_clks),
|
|
};
|
|
|
|
static const struct of_device_id of_match_clk_mt8173_vencsys[] = {
|
|
{ .compatible = "mediatek,mt8173-vencsys", .data = &venc_desc },
|
|
{ .compatible = "mediatek,mt8173-vencltsys", .data = &venc_lt_desc },
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static struct platform_driver clk_mt8173_vencsys_drv = {
|
|
.driver = {
|
|
.name = "clk-mt8173-vencsys",
|
|
.of_match_table = of_match_clk_mt8173_vencsys,
|
|
},
|
|
.probe = mtk_clk_simple_probe,
|
|
.remove = mtk_clk_simple_remove,
|
|
};
|
|
module_platform_driver(clk_mt8173_vencsys_drv);
|
|
|
|
MODULE_DESCRIPTION("MediaTek MT8173 vencsys clocks driver");
|
|
MODULE_LICENSE("GPL");
|