Vadim Fedorenko 1dd46599f8
spi: xilinx: add force_irq for QSPI mode
Xilinx PG158 page 80 [1] states that master transaction inhibit bit must
be set to properly setup the transaction in QSPI mode. Add the force_irq
flag to follow this sequence.

[1] https://docs.xilinx.com/r/en-US/pg153-axi-quad-spi/Dual/Quad-SPI-Mode-Transactions

Signed-off-by: Vadim Fedorenko <vadfed@meta.com>
Link: https://lore.kernel.org/r/20230214135928.1253205-1-vadfed@meta.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2023-02-14 18:04:59 +00:00
..
2022-12-15 10:21:10 -08:00
2022-12-20 08:32:11 -06:00
2022-12-21 09:37:14 -08:00
2022-11-24 23:12:19 +11:00
2022-12-23 11:39:18 -08:00
2022-12-22 11:22:31 -08:00
2022-12-13 15:47:48 -08:00
2022-12-21 09:41:28 -08:00
2022-12-22 11:22:31 -08:00