Kernel/linux
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2025-01-01 10:43:43 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

spi: meson-spicc: set SPI clock flag CLK_SET_RATE_PARENT

Browse Source 
Add SPI clock flag CLK_SET_RATE_PARENT for using pclk as parent clock.
This gives SPI more flexibility in frequency selection.

Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
Signed-off-by: Sunny Luo <sunny.luo@amlogic.com>
Link: https://lore.kernel.org/r/20240524-spi_pclk_setparent-v1-1-99e0ce70b66f@amlogic.com
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Xianwei Zhao 2024-05-24 14:35:09 +08:00 committed by Mark Brown
parent d4ea1d504d
commit 022bd9c520
No known key found for this signature in database
GPG Key ID: 24D68B725D5487D0
1 changed files with 10 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
drivers/spi/spi-meson-spicc.c
View File

@ -644,11 +644,13 @@ static int meson_spicc_pow2_clk_init(struct meson_spicc_device *spicc)
snprintf(name, sizeof(name), "%s#pow2_fixed_div", dev_name(dev)); snprintf(name, sizeof(name), "%s#pow2_fixed_div", dev_name(dev));
init.name = name; init.name = name;
init.ops = &clk_fixed_factor_ops; init.ops = &clk_fixed_factor_ops;
init.flags = 0; if (spicc->data->has_pclk) {
if (spicc->data->has_pclk) init.flags = CLK_SET_RATE_PARENT;
parent_data[0].hw = __clk_get_hw(spicc->pclk); parent_data[0].hw = __clk_get_hw(spicc->pclk);
else } else {
init.flags = 0;
parent_data[0].hw = __clk_get_hw(spicc->core); parent_data[0].hw = __clk_get_hw(spicc->core);
}
init.num_parents = 1; init.num_parents = 1;
pow2_fixed_div->mult = 1, pow2_fixed_div->mult = 1,
@ -708,11 +710,13 @@ static int meson_spicc_enh_clk_init(struct meson_spicc_device *spicc)
snprintf(name, sizeof(name), "%s#enh_fixed_div", dev_name(dev)); snprintf(name, sizeof(name), "%s#enh_fixed_div", dev_name(dev));
init.name = name; init.name = name;
init.ops = &clk_fixed_factor_ops; init.ops = &clk_fixed_factor_ops;
init.flags = 0; if (spicc->data->has_pclk) {
if (spicc->data->has_pclk) init.flags = CLK_SET_RATE_PARENT;
parent_data[0].hw = __clk_get_hw(spicc->pclk); parent_data[0].hw = __clk_get_hw(spicc->pclk);
else } else {
init.flags = 0;
parent_data[0].hw = __clk_get_hw(spicc->core); parent_data[0].hw = __clk_get_hw(spicc->core);
}
init.num_parents = 1; init.num_parents = 1;
enh_fixed_div->mult = 1, enh_fixed_div->mult = 1,