mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-01-09 14:50:19 +00:00
cxl/memdev: Improve sanitize ABI descriptions
Be more detailed about the CPU cache management situation. The same goes for both sanitize and secure erase. Signed-off-by: Davidlohr Bueso <dave@stgolabs.net> Link: https://lore.kernel.org/r/20230726051940.3570-2-dave@stgolabs.net Reviewed-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Vishal Verma <vishal.l.verma@intel.com>
This commit is contained in:
parent
70d49bbf96
commit
0fcde5989e
@ -82,7 +82,11 @@ Description:
|
|||||||
whether it resides in persistent capacity, volatile capacity,
|
whether it resides in persistent capacity, volatile capacity,
|
||||||
or the LSA, is made permanently unavailable by whatever means
|
or the LSA, is made permanently unavailable by whatever means
|
||||||
is appropriate for the media type. This functionality requires
|
is appropriate for the media type. This functionality requires
|
||||||
the device to be not be actively decoding any HPA ranges.
|
the device to be disabled, that is, not actively decoding any
|
||||||
|
HPA ranges. This permits avoiding explicit global CPU cache
|
||||||
|
management, relying instead for it to be done when a region
|
||||||
|
transitions between software programmed and hardware committed
|
||||||
|
states.
|
||||||
|
|
||||||
|
|
||||||
What /sys/bus/cxl/devices/memX/security/erase
|
What /sys/bus/cxl/devices/memX/security/erase
|
||||||
@ -92,7 +96,12 @@ Contact: linux-cxl@vger.kernel.org
|
|||||||
Description:
|
Description:
|
||||||
(WO) Write a boolean 'true' string value to this attribute to
|
(WO) Write a boolean 'true' string value to this attribute to
|
||||||
secure erase user data by changing the media encryption keys for
|
secure erase user data by changing the media encryption keys for
|
||||||
all user data areas of the device.
|
all user data areas of the device. This functionality requires
|
||||||
|
the device to be disabled, that is, not actively decoding any
|
||||||
|
HPA ranges. This permits avoiding explicit global CPU cache
|
||||||
|
management, relying instead for it to be done when a region
|
||||||
|
transitions between software programmed and hardware committed
|
||||||
|
states.
|
||||||
|
|
||||||
|
|
||||||
What: /sys/bus/cxl/devices/memX/firmware/
|
What: /sys/bus/cxl/devices/memX/firmware/
|
||||||
|
Loading…
x
Reference in New Issue
Block a user