mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-01-18 19:05:39 +00:00
ice: Update to interrupts enabled in OICR
Remove the following interrupt causes that are not applicable or not handled: - PFINT_OICR_HLP_RDY_M - PFINT_OICR_CPM_RDY_M - PFINT_OICR_GPIO_M - PFINT_OICR_STORM_DETECT_M Add the following interrupt cause that's actually handled in ice_misc_intr: - PFINT_OICR_PE_CRITERR_M Signed-off-by: Bruce Allan <bruce.w.allan@intel.com> Signed-off-by: Anirudh Venkataramanan <anirudh.venkataramanan@intel.com> Tested-by: Tony Brelinski <tonyx.brelinski@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
This commit is contained in:
parent
5d8778d803
commit
3bcd7fa37f
@ -121,10 +121,6 @@
|
||||
#define PFINT_FW_CTL_CAUSE_ENA_S 30
|
||||
#define PFINT_FW_CTL_CAUSE_ENA_M BIT(PFINT_FW_CTL_CAUSE_ENA_S)
|
||||
#define PFINT_OICR 0x0016CA00
|
||||
#define PFINT_OICR_HLP_RDY_S 14
|
||||
#define PFINT_OICR_HLP_RDY_M BIT(PFINT_OICR_HLP_RDY_S)
|
||||
#define PFINT_OICR_CPM_RDY_S 15
|
||||
#define PFINT_OICR_CPM_RDY_M BIT(PFINT_OICR_CPM_RDY_S)
|
||||
#define PFINT_OICR_ECC_ERR_S 16
|
||||
#define PFINT_OICR_ECC_ERR_M BIT(PFINT_OICR_ECC_ERR_S)
|
||||
#define PFINT_OICR_MAL_DETECT_S 19
|
||||
@ -133,10 +129,6 @@
|
||||
#define PFINT_OICR_GRST_M BIT(PFINT_OICR_GRST_S)
|
||||
#define PFINT_OICR_PCI_EXCEPTION_S 21
|
||||
#define PFINT_OICR_PCI_EXCEPTION_M BIT(PFINT_OICR_PCI_EXCEPTION_S)
|
||||
#define PFINT_OICR_GPIO_S 22
|
||||
#define PFINT_OICR_GPIO_M BIT(PFINT_OICR_GPIO_S)
|
||||
#define PFINT_OICR_STORM_DETECT_S 24
|
||||
#define PFINT_OICR_STORM_DETECT_M BIT(PFINT_OICR_STORM_DETECT_S)
|
||||
#define PFINT_OICR_HMC_ERR_S 26
|
||||
#define PFINT_OICR_HMC_ERR_M BIT(PFINT_OICR_HMC_ERR_S)
|
||||
#define PFINT_OICR_PE_CRITERR_S 28
|
||||
|
@ -1704,15 +1704,12 @@ static void ice_ena_misc_vector(struct ice_pf *pf)
|
||||
wr32(hw, PFINT_OICR_ENA, 0); /* disable all */
|
||||
rd32(hw, PFINT_OICR); /* read to clear */
|
||||
|
||||
val = (PFINT_OICR_HLP_RDY_M |
|
||||
PFINT_OICR_CPM_RDY_M |
|
||||
PFINT_OICR_ECC_ERR_M |
|
||||
val = (PFINT_OICR_ECC_ERR_M |
|
||||
PFINT_OICR_MAL_DETECT_M |
|
||||
PFINT_OICR_GRST_M |
|
||||
PFINT_OICR_PCI_EXCEPTION_M |
|
||||
PFINT_OICR_GPIO_M |
|
||||
PFINT_OICR_STORM_DETECT_M |
|
||||
PFINT_OICR_HMC_ERR_M);
|
||||
PFINT_OICR_HMC_ERR_M |
|
||||
PFINT_OICR_PE_CRITERR_M);
|
||||
|
||||
wr32(hw, PFINT_OICR_ENA, val);
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user