mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2024-12-29 09:13:38 +00:00
ixgb: Remove ixgb driver
There are likely no users of this driver as the hardware has been discontinued since 2010. Remove the driver and all references to it in documentation. Suggested-by: Jakub Kicinski <kuba@kernel.org> Signed-off-by: Tony Nguyen <anthony.l.nguyen@intel.com> Acked-by: Jesse Brandeburg <jesse.brandeburg@intel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Tony Nguyen
David S. Miller
parent
a593a2fcfd
commit
e485f3a6ea
@ -418,7 +418,6 @@ That is, the recovery API only requires that:
|
||||
- drivers/next/e100.c
|
||||
- drivers/net/e1000
|
||||
- drivers/net/e1000e
|
||||
- drivers/net/ixgb
|
||||
- drivers/net/ixgbe
|
||||
- drivers/net/cxgb3
|
||||
- drivers/net/s2io.c
|
||||
|
||||
@ -31,7 +31,6 @@ Contents:
|
||||
intel/fm10k
|
||||
intel/igb
|
||||
intel/igbvf
|
||||
intel/ixgb
|
||||
intel/ixgbe
|
||||
intel/ixgbevf
|
||||
intel/i40e
|
||||
|
||||
@ -1,468 +0,0 @@
|
||||
.. SPDX-License-Identifier: GPL-2.0+
|
||||
|
||||
=====================================================================
|
||||
Linux Base Driver for 10 Gigabit Intel(R) Ethernet Network Connection
|
||||
=====================================================================
|
||||
|
||||
October 1, 2018
|
||||
|
||||
|
||||
Contents
|
||||
========
|
||||
|
||||
- In This Release
|
||||
- Identifying Your Adapter
|
||||
- Command Line Parameters
|
||||
- Improving Performance
|
||||
- Additional Configurations
|
||||
- Known Issues/Troubleshooting
|
||||
- Support
|
||||
|
||||
|
||||
|
||||
In This Release
|
||||
===============
|
||||
|
||||
This file describes the ixgb Linux Base Driver for the 10 Gigabit Intel(R)
|
||||
Network Connection. This driver includes support for Itanium(R)2-based
|
||||
systems.
|
||||
|
||||
For questions related to hardware requirements, refer to the documentation
|
||||
supplied with your 10 Gigabit adapter. All hardware requirements listed apply
|
||||
to use with Linux.
|
||||
|
||||
The following features are available in this kernel:
|
||||
- Native VLANs
|
||||
- Channel Bonding (teaming)
|
||||
- SNMP
|
||||
|
||||
Channel Bonding documentation can be found in the Linux kernel source:
|
||||
/Documentation/networking/bonding.rst
|
||||
|
||||
The driver information previously displayed in the /proc filesystem is not
|
||||
supported in this release. Alternatively, you can use ethtool (version 1.6
|
||||
or later), lspci, and iproute2 to obtain the same information.
|
||||
|
||||
Instructions on updating ethtool can be found in the section "Additional
|
||||
Configurations" later in this document.
|
||||
|
||||
|
||||
Identifying Your Adapter
|
||||
========================
|
||||
|
||||
The following Intel network adapters are compatible with the drivers in this
|
||||
release:
|
||||
|
||||
+------------+------------------------------+----------------------------------+
|
||||
| Controller | Adapter Name | Physical Layer |
|
||||
+============+==============================+==================================+
|
||||
| 82597EX | Intel(R) PRO/10GbE LR/SR/CX4 | - 10G Base-LR (fiber) |
|
||||
| | Server Adapters | - 10G Base-SR (fiber) |
|
||||
| | | - 10G Base-CX4 (copper) |
|
||||
+------------+------------------------------+----------------------------------+
|
||||
|
||||
For more information on how to identify your adapter, go to the Adapter &
|
||||
Driver ID Guide at:
|
||||
|
||||
https://support.intel.com
|
||||
|
||||
|
||||
Command Line Parameters
|
||||
=======================
|
||||
|
||||
If the driver is built as a module, the following optional parameters are
|
||||
used by entering them on the command line with the modprobe command using
|
||||
this syntax::
|
||||
|
||||
modprobe ixgb [<option>=<VAL1>,<VAL2>,...]
|
||||
|
||||
For example, with two 10GbE PCI adapters, entering::
|
||||
|
||||
modprobe ixgb TxDescriptors=80,128
|
||||
|
||||
loads the ixgb driver with 80 TX resources for the first adapter and 128 TX
|
||||
resources for the second adapter.
|
||||
|
||||
The default value for each parameter is generally the recommended setting,
|
||||
unless otherwise noted.
|
||||
|
||||
Copybreak
|
||||
---------
|
||||
:Valid Range: 0-XXXX
|
||||
:Default Value: 256
|
||||
|
||||
This is the maximum size of packet that is copied to a new buffer on
|
||||
receive.
|
||||
|
||||
Debug
|
||||
-----
|
||||
:Valid Range: 0-16 (0=none,...,16=all)
|
||||
:Default Value: 0
|
||||
|
||||
This parameter adjusts the level of debug messages displayed in the
|
||||
system logs.
|
||||
|
||||
FlowControl
|
||||
-----------
|
||||
:Valid Range: 0-3 (0=none, 1=Rx only, 2=Tx only, 3=Rx&Tx)
|
||||
:Default Value: 1 if no EEPROM, otherwise read from EEPROM
|
||||
|
||||
This parameter controls the automatic generation(Tx) and response(Rx) to
|
||||
Ethernet PAUSE frames. There are hardware bugs associated with enabling
|
||||
Tx flow control so beware.
|
||||
|
||||
RxDescriptors
|
||||
-------------
|
||||
:Valid Range: 64-4096
|
||||
:Default Value: 1024
|
||||
|
||||
This value is the number of receive descriptors allocated by the driver.
|
||||
Increasing this value allows the driver to buffer more incoming packets.
|
||||
Each descriptor is 16 bytes. A receive buffer is also allocated for
|
||||
each descriptor and can be either 2048, 4056, 8192, or 16384 bytes,
|
||||
depending on the MTU setting. When the MTU size is 1500 or less, the
|
||||
receive buffer size is 2048 bytes. When the MTU is greater than 1500 the
|
||||
receive buffer size will be either 4056, 8192, or 16384 bytes. The
|
||||
maximum MTU size is 16114.
|
||||
|
||||
TxDescriptors
|
||||
-------------
|
||||
:Valid Range: 64-4096
|
||||
:Default Value: 256
|
||||
|
||||
This value is the number of transmit descriptors allocated by the driver.
|
||||
Increasing this value allows the driver to queue more transmits. Each
|
||||
descriptor is 16 bytes.
|
||||
|
||||
RxIntDelay
|
||||
----------
|
||||
:Valid Range: 0-65535 (0=off)
|
||||
:Default Value: 72
|
||||
|
||||
This value delays the generation of receive interrupts in units of
|
||||
0.8192 microseconds. Receive interrupt reduction can improve CPU
|
||||
efficiency if properly tuned for specific network traffic. Increasing
|
||||
this value adds extra latency to frame reception and can end up
|
||||
decreasing the throughput of TCP traffic. If the system is reporting
|
||||
dropped receives, this value may be set too high, causing the driver to
|
||||
run out of available receive descriptors.
|
||||
|
||||
TxIntDelay
|
||||
----------
|
||||
:Valid Range: 0-65535 (0=off)
|
||||
:Default Value: 32
|
||||
|
||||
This value delays the generation of transmit interrupts in units of
|
||||
0.8192 microseconds. Transmit interrupt reduction can improve CPU
|
||||
efficiency if properly tuned for specific network traffic. Increasing
|
||||
this value adds extra latency to frame transmission and can end up
|
||||
decreasing the throughput of TCP traffic. If this value is set too high,
|
||||
it will cause the driver to run out of available transmit descriptors.
|
||||
|
||||
XsumRX
|
||||
------
|
||||
:Valid Range: 0-1
|
||||
:Default Value: 1
|
||||
|
||||
A value of '1' indicates that the driver should enable IP checksum
|
||||
offload for received packets (both UDP and TCP) to the adapter hardware.
|
||||
|
||||
RxFCHighThresh
|
||||
--------------
|
||||
:Valid Range: 1,536-262,136 (0x600 - 0x3FFF8, 8 byte granularity)
|
||||
:Default Value: 196,608 (0x30000)
|
||||
|
||||
Receive Flow control high threshold (when we send a pause frame)
|
||||
|
||||
RxFCLowThresh
|
||||
-------------
|
||||
:Valid Range: 64-262,136 (0x40 - 0x3FFF8, 8 byte granularity)
|
||||
:Default Value: 163,840 (0x28000)
|
||||
|
||||
Receive Flow control low threshold (when we send a resume frame)
|
||||
|
||||
FCReqTimeout
|
||||
------------
|
||||
:Valid Range: 1-65535
|
||||
:Default Value: 65535
|
||||
|
||||
Flow control request timeout (how long to pause the link partner's tx)
|
||||
|
||||
IntDelayEnable
|
||||
--------------
|
||||
:Value Range: 0,1
|
||||
:Default Value: 1
|
||||
|
||||
Interrupt Delay, 0 disables transmit interrupt delay and 1 enables it.
|
||||
|
||||
|
||||
Improving Performance
|
||||
=====================
|
||||
|
||||
With the 10 Gigabit server adapters, the default Linux configuration will
|
||||
very likely limit the total available throughput artificially. There is a set
|
||||
of configuration changes that, when applied together, will increase the ability
|
||||
of Linux to transmit and receive data. The following enhancements were
|
||||
originally acquired from settings published at https://www.spec.org/web99/ for
|
||||
various submitted results using Linux.
|
||||
|
||||
NOTE:
|
||||
These changes are only suggestions, and serve as a starting point for
|
||||
tuning your network performance.
|
||||
|
||||
The changes are made in three major ways, listed in order of greatest effect:
|
||||
|
||||
- Use ip link to modify the mtu (maximum transmission unit) and the txqueuelen
|
||||
parameter.
|
||||
- Use sysctl to modify /proc parameters (essentially kernel tuning)
|
||||
- Use setpci to modify the MMRBC field in PCI-X configuration space to increase
|
||||
transmit burst lengths on the bus.
|
||||
|
||||
NOTE:
|
||||
setpci modifies the adapter's configuration registers to allow it to read
|
||||
up to 4k bytes at a time (for transmits). However, for some systems the
|
||||
behavior after modifying this register may be undefined (possibly errors of
|
||||
some kind). A power-cycle, hard reset or explicitly setting the e6 register
|
||||
back to 22 (setpci -d 8086:1a48 e6.b=22) may be required to get back to a
|
||||
stable configuration.
|
||||
|
||||
- COPY these lines and paste them into ixgb_perf.sh:
|
||||
|
||||
::
|
||||
|
||||
#!/bin/bash
|
||||
echo "configuring network performance , edit this file to change the interface
|
||||
or device ID of 10GbE card"
|
||||
# set mmrbc to 4k reads, modify only Intel 10GbE device IDs
|
||||
# replace 1a48 with appropriate 10GbE device's ID installed on the system,
|
||||
# if needed.
|
||||
setpci -d 8086:1a48 e6.b=2e
|
||||
# set the MTU (max transmission unit) - it requires your switch and clients
|
||||
# to change as well.
|
||||
# set the txqueuelen
|
||||
# your ixgb adapter should be loaded as eth1 for this to work, change if needed
|
||||
ip li set dev eth1 mtu 9000 txqueuelen 1000 up
|
||||
# call the sysctl utility to modify /proc/sys entries
|
||||
sysctl -p ./sysctl_ixgb.conf
|
||||
|
||||
- COPY these lines and paste them into sysctl_ixgb.conf:
|
||||
|
||||
::
|
||||
|
||||
# some of the defaults may be different for your kernel
|
||||
# call this file with sysctl -p <this file>
|
||||
# these are just suggested values that worked well to increase throughput in
|
||||
# several network benchmark tests, your mileage may vary
|
||||
|
||||
### IPV4 specific settings
|
||||
# turn TCP timestamp support off, default 1, reduces CPU use
|
||||
net.ipv4.tcp_timestamps = 0
|
||||
# turn SACK support off, default on
|
||||
# on systems with a VERY fast bus -> memory interface this is the big gainer
|
||||
net.ipv4.tcp_sack = 0
|
||||
# set min/default/max TCP read buffer, default 4096 87380 174760
|
||||
net.ipv4.tcp_rmem = 10000000 10000000 10000000
|
||||
# set min/pressure/max TCP write buffer, default 4096 16384 131072
|
||||
net.ipv4.tcp_wmem = 10000000 10000000 10000000
|
||||
# set min/pressure/max TCP buffer space, default 31744 32256 32768
|
||||
net.ipv4.tcp_mem = 10000000 10000000 10000000
|
||||
|
||||
### CORE settings (mostly for socket and UDP effect)
|
||||
# set maximum receive socket buffer size, default 131071
|
||||
net.core.rmem_max = 524287
|
||||
# set maximum send socket buffer size, default 131071
|
||||
net.core.wmem_max = 524287
|
||||
# set default receive socket buffer size, default 65535
|
||||
net.core.rmem_default = 524287
|
||||
# set default send socket buffer size, default 65535
|
||||
net.core.wmem_default = 524287
|
||||
# set maximum amount of option memory buffers, default 10240
|
||||
net.core.optmem_max = 524287
|
||||
# set number of unprocessed input packets before kernel starts dropping them; default 300
|
||||
net.core.netdev_max_backlog = 300000
|
||||
|
||||
Edit the ixgb_perf.sh script if necessary to change eth1 to whatever interface
|
||||
your ixgb driver is using and/or replace '1a48' with appropriate 10GbE device's
|
||||
ID installed on the system.
|
||||
|
||||
NOTE:
|
||||
Unless these scripts are added to the boot process, these changes will
|
||||
only last only until the next system reboot.
|
||||
|
||||
|
||||
Resolving Slow UDP Traffic
|
||||
--------------------------
|
||||
If your server does not seem to be able to receive UDP traffic as fast as it
|
||||
can receive TCP traffic, it could be because Linux, by default, does not set
|
||||
the network stack buffers as large as they need to be to support high UDP
|
||||
transfer rates. One way to alleviate this problem is to allow more memory to
|
||||
be used by the IP stack to store incoming data.
|
||||
|
||||
For instance, use the commands::
|
||||
|
||||
sysctl -w net.core.rmem_max=262143
|
||||
|
||||
and::
|
||||
|
||||
sysctl -w net.core.rmem_default=262143
|
||||
|
||||
to increase the read buffer memory max and default to 262143 (256k - 1) from
|
||||
defaults of max=131071 (128k - 1) and default=65535 (64k - 1). These variables
|
||||
will increase the amount of memory used by the network stack for receives, and
|
||||
can be increased significantly more if necessary for your application.
|
||||
|
||||
|
||||
Additional Configurations
|
||||
=========================
|
||||
|
||||
Configuring the Driver on Different Distributions
|
||||
-------------------------------------------------
|
||||
Configuring a network driver to load properly when the system is started is
|
||||
distribution dependent. Typically, the configuration process involves adding
|
||||
an alias line to /etc/modprobe.conf as well as editing other system startup
|
||||
scripts and/or configuration files. Many popular Linux distributions ship
|
||||
with tools to make these changes for you. To learn the proper way to
|
||||
configure a network device for your system, refer to your distribution
|
||||
documentation. If during this process you are asked for the driver or module
|
||||
name, the name for the Linux Base Driver for the Intel 10GbE Family of
|
||||
Adapters is ixgb.
|
||||
|
||||
Viewing Link Messages
|
||||
---------------------
|
||||
Link messages will not be displayed to the console if the distribution is
|
||||
restricting system messages. In order to see network driver link messages on
|
||||
your console, set dmesg to eight by entering the following::
|
||||
|
||||
dmesg -n 8
|
||||
|
||||
NOTE: This setting is not saved across reboots.
|
||||
|
||||
Jumbo Frames
|
||||
------------
|
||||
The driver supports Jumbo Frames for all adapters. Jumbo Frames support is
|
||||
enabled by changing the MTU to a value larger than the default of 1500.
|
||||
The maximum value for the MTU is 16114. Use the ip command to
|
||||
increase the MTU size. For example::
|
||||
|
||||
ip li set dev ethx mtu 9000
|
||||
|
||||
The maximum MTU setting for Jumbo Frames is 16114. This value coincides
|
||||
with the maximum Jumbo Frames size of 16128.
|
||||
|
||||
Ethtool
|
||||
-------
|
||||
The driver utilizes the ethtool interface for driver configuration and
|
||||
diagnostics, as well as displaying statistical information. The ethtool
|
||||
version 1.6 or later is required for this functionality.
|
||||
|
||||
The latest release of ethtool can be found from
|
||||
https://www.kernel.org/pub/software/network/ethtool/
|
||||
|
||||
NOTE:
|
||||
The ethtool version 1.6 only supports a limited set of ethtool options.
|
||||
Support for a more complete ethtool feature set can be enabled by
|
||||
upgrading to the latest version.
|
||||
|
||||
NAPI
|
||||
----
|
||||
NAPI (Rx polling mode) is supported in the ixgb driver.
|
||||
|
||||
See https://wiki.linuxfoundation.org/networking/napi for more information on
|
||||
NAPI.
|
||||
|
||||
|
||||
Known Issues/Troubleshooting
|
||||
============================
|
||||
|
||||
NOTE:
|
||||
After installing the driver, if your Intel Network Connection is not
|
||||
working, verify in the "In This Release" section of the readme that you have
|
||||
installed the correct driver.
|
||||
|
||||
Cable Interoperability Issue with Fujitsu XENPAK Module in SmartBits Chassis
|
||||
----------------------------------------------------------------------------
|
||||
Excessive CRC errors may be observed if the Intel(R) PRO/10GbE CX4
|
||||
Server adapter is connected to a Fujitsu XENPAK CX4 module in a SmartBits
|
||||
chassis using 15 m/24AWG cable assemblies manufactured by Fujitsu or Leoni.
|
||||
The CRC errors may be received either by the Intel(R) PRO/10GbE CX4
|
||||
Server adapter or the SmartBits. If this situation occurs using a different
|
||||
cable assembly may resolve the issue.
|
||||
|
||||
Cable Interoperability Issues with HP Procurve 3400cl Switch Port
|
||||
-----------------------------------------------------------------
|
||||
Excessive CRC errors may be observed if the Intel(R) PRO/10GbE CX4 Server
|
||||
adapter is connected to an HP Procurve 3400cl switch port using short cables
|
||||
(1 m or shorter). If this situation occurs, using a longer cable may resolve
|
||||
the issue.
|
||||
|
||||
Excessive CRC errors may be observed using Fujitsu 24AWG cable assemblies that
|
||||
Are 10 m or longer or where using a Leoni 15 m/24AWG cable assembly. The CRC
|
||||
errors may be received either by the CX4 Server adapter or at the switch. If
|
||||
this situation occurs, using a different cable assembly may resolve the issue.
|
||||
|
||||
Jumbo Frames System Requirement
|
||||
-------------------------------
|
||||
Memory allocation failures have been observed on Linux systems with 64 MB
|
||||
of RAM or less that are running Jumbo Frames. If you are using Jumbo
|
||||
Frames, your system may require more than the advertised minimum
|
||||
requirement of 64 MB of system memory.
|
||||
|
||||
Performance Degradation with Jumbo Frames
|
||||
-----------------------------------------
|
||||
Degradation in throughput performance may be observed in some Jumbo frames
|
||||
environments. If this is observed, increasing the application's socket buffer
|
||||
size and/or increasing the /proc/sys/net/ipv4/tcp_*mem entry values may help.
|
||||
See the specific application manual and /usr/src/linux*/Documentation/
|
||||
networking/ip-sysctl.txt for more details.
|
||||
|
||||
Allocating Rx Buffers when Using Jumbo Frames
|
||||
---------------------------------------------
|
||||
Allocating Rx buffers when using Jumbo Frames on 2.6.x kernels may fail if
|
||||
the available memory is heavily fragmented. This issue may be seen with PCI-X
|
||||
adapters or with packet split disabled. This can be reduced or eliminated
|
||||
by changing the amount of available memory for receive buffer allocation, by
|
||||
increasing /proc/sys/vm/min_free_kbytes.
|
||||
|
||||
Multiple Interfaces on Same Ethernet Broadcast Network
|
||||
------------------------------------------------------
|
||||
Due to the default ARP behavior on Linux, it is not possible to have
|
||||
one system on two IP networks in the same Ethernet broadcast domain
|
||||
(non-partitioned switch) behave as expected. All Ethernet interfaces
|
||||
will respond to IP traffic for any IP address assigned to the system.
|
||||
This results in unbalanced receive traffic.
|
||||
|
||||
If you have multiple interfaces in a server, do either of the following:
|
||||
|
||||
- Turn on ARP filtering by entering::
|
||||
|
||||
echo 1 > /proc/sys/net/ipv4/conf/all/arp_filter
|
||||
|
||||
- Install the interfaces in separate broadcast domains - either in
|
||||
different switches or in a switch partitioned to VLANs.
|
||||
|
||||
UDP Stress Test Dropped Packet Issue
|
||||
--------------------------------------
|
||||
Under small packets UDP stress test with 10GbE driver, the Linux system
|
||||
may drop UDP packets due to the fullness of socket buffers. You may want
|
||||
to change the driver's Flow Control variables to the minimum value for
|
||||
controlling packet reception.
|
||||
|
||||
Tx Hangs Possible Under Stress
|
||||
------------------------------
|
||||
Under stress conditions, if TX hangs occur, turning off TSO
|
||||
"ethtool -K eth0 tso off" may resolve the problem.
|
||||
|
||||
|
||||
Support
|
||||
=======
|
||||
For general information, go to the Intel support website at:
|
||||
|
||||
https://www.intel.com/support/
|
||||
|
||||
or the Intel Wired Networking project hosted by Sourceforge at:
|
||||
|
||||
https://sourceforge.net/projects/e1000
|
||||
|
||||
If an issue is identified with the released source code on a supported kernel
|
||||
with a supported adapter, email the specific information related to the issue
|
||||
to e1000-devel@lists.sf.net
|
||||
@ -487,7 +487,6 @@ CONFIG_CHELSIO_T4=m
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IGB=y
|
||||
CONFIG_IXGB=y
|
||||
CONFIG_IXGBE=y
|
||||
# CONFIG_NET_VENDOR_MARVELL is not set
|
||||
# CONFIG_NET_VENDOR_MELLANOX is not set
|
||||
|
||||
@ -154,7 +154,6 @@ CONFIG_TUN=m
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IGB=y
|
||||
CONFIG_IXGB=y
|
||||
CONFIG_IXGBE=y
|
||||
# CONFIG_NET_VENDOR_MARVELL is not set
|
||||
# CONFIG_NET_VENDOR_MELLANOX is not set
|
||||
|
||||
@ -207,7 +207,6 @@ CONFIG_VIRTIO_NET=m
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IGB=y
|
||||
CONFIG_IXGB=y
|
||||
CONFIG_IXGBE=y
|
||||
# CONFIG_NET_VENDOR_MARVELL is not set
|
||||
# CONFIG_NET_VENDOR_MELLANOX is not set
|
||||
|
||||
@ -280,7 +280,6 @@ CONFIG_SUNDANCE=m
|
||||
CONFIG_PCMCIA_FMVJ18X=m
|
||||
CONFIG_E100=m
|
||||
CONFIG_E1000=m
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_SKGE=m
|
||||
CONFIG_SKY2=m
|
||||
CONFIG_MYRI10GE=m
|
||||
|
||||
@ -170,7 +170,6 @@ CONFIG_S2IO=m
|
||||
CONFIG_E100=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_IXGBE=m
|
||||
CONFIG_I40E=m
|
||||
CONFIG_MLX4_EN=m
|
||||
|
||||
@ -182,7 +182,6 @@ CONFIG_IBMVNIC=m
|
||||
CONFIG_E100=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_IXGBE=m
|
||||
CONFIG_I40E=m
|
||||
CONFIG_MLX4_EN=m
|
||||
|
||||
@ -102,7 +102,6 @@ CONFIG_PCNET32=y
|
||||
CONFIG_TIGON3=y
|
||||
CONFIG_E100=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_SUNGEM=y
|
||||
CONFIG_BROADCOM_PHY=m
|
||||
CONFIG_MARVELL_PHY=y
|
||||
|
||||
@ -455,7 +455,6 @@ CONFIG_E100=m
|
||||
CONFIG_E1000=m
|
||||
CONFIG_E1000E=m
|
||||
CONFIG_IGB=m
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_IXGBE=m
|
||||
CONFIG_MV643XX_ETH=m
|
||||
CONFIG_SKGE=m
|
||||
|
||||
@ -164,7 +164,6 @@ CONFIG_IBMVNIC=y
|
||||
CONFIG_E100=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_E1000E=y
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_IXGBE=m
|
||||
CONFIG_I40E=m
|
||||
CONFIG_MLX4_EN=m
|
||||
|
||||
@ -149,7 +149,6 @@ CONFIG_BE2NET=m
|
||||
CONFIG_E1000=m
|
||||
CONFIG_E1000E=m
|
||||
CONFIG_IGB=m
|
||||
CONFIG_IXGB=m
|
||||
CONFIG_IXGBE=m
|
||||
CONFIG_I40E=m
|
||||
# CONFIG_NET_VENDOR_MARVELL is not set
|
||||
|
||||
@ -139,23 +139,6 @@ config IGBVF
|
||||
To compile this driver as a module, choose M here. The module
|
||||
will be called igbvf.
|
||||
|
||||
config IXGB
|
||||
tristate "Intel(R) PRO/10GbE support"
|
||||
depends on PCI
|
||||
help
|
||||
This driver supports Intel(R) PRO/10GbE family of adapters for
|
||||
PCI-X type cards. For PCI-E type cards, use the "ixgbe" driver
|
||||
instead. For more information on how to identify your adapter, go
|
||||
to the Adapter & Driver ID Guide that can be located at:
|
||||
|
||||
<http://support.intel.com>
|
||||
|
||||
More specific information on configuring the driver is in
|
||||
<file:Documentation/networking/device_drivers/ethernet/intel/ixgb.rst>.
|
||||
|
||||
To compile this driver as a module, choose M here. The module
|
||||
will be called ixgb.
|
||||
|
||||
config IXGBE
|
||||
tristate "Intel(R) 10GbE PCI Express adapters support"
|
||||
depends on PCI
|
||||
|
||||
@ -12,7 +12,6 @@ obj-$(CONFIG_IGBVF) += igbvf/
|
||||
obj-$(CONFIG_IXGBE) += ixgbe/
|
||||
obj-$(CONFIG_IXGBEVF) += ixgbevf/
|
||||
obj-$(CONFIG_I40E) += i40e/
|
||||
obj-$(CONFIG_IXGB) += ixgb/
|
||||
obj-$(CONFIG_IAVF) += iavf/
|
||||
obj-$(CONFIG_FM10K) += fm10k/
|
||||
obj-$(CONFIG_ICE) += ice/
|
||||
|
||||
@ -1,9 +0,0 @@
|
||||
# SPDX-License-Identifier: GPL-2.0
|
||||
# Copyright(c) 1999 - 2008 Intel Corporation.
|
||||
#
|
||||
# Makefile for the Intel(R) PRO/10GbE ethernet driver
|
||||
#
|
||||
|
||||
obj-$(CONFIG_IXGB) += ixgb.o
|
||||
|
||||
ixgb-objs := ixgb_main.o ixgb_hw.o ixgb_ee.o ixgb_ethtool.o ixgb_param.o
|
||||
@ -1,179 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#ifndef _IXGB_H_
|
||||
#define _IXGB_H_
|
||||
|
||||
#include <linux/stddef.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/types.h>
|
||||
#include <asm/byteorder.h>
|
||||
#include <linux/mm.h>
|
||||
#include <linux/errno.h>
|
||||
#include <linux/ioport.h>
|
||||
#include <linux/pci.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/netdevice.h>
|
||||
#include <linux/etherdevice.h>
|
||||
#include <linux/skbuff.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/timer.h>
|
||||
#include <linux/slab.h>
|
||||
#include <linux/vmalloc.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/string.h>
|
||||
#include <linux/pagemap.h>
|
||||
#include <linux/dma-mapping.h>
|
||||
#include <linux/bitops.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/irq.h>
|
||||
#include <linux/capability.h>
|
||||
#include <linux/in.h>
|
||||
#include <linux/ip.h>
|
||||
#include <linux/tcp.h>
|
||||
#include <linux/udp.h>
|
||||
#include <net/pkt_sched.h>
|
||||
#include <linux/list.h>
|
||||
#include <linux/reboot.h>
|
||||
#include <net/checksum.h>
|
||||
|
||||
#include <linux/ethtool.h>
|
||||
#include <linux/if_vlan.h>
|
||||
|
||||
#define BAR_0 0
|
||||
#define BAR_1 1
|
||||
|
||||
struct ixgb_adapter;
|
||||
#include "ixgb_hw.h"
|
||||
#include "ixgb_ee.h"
|
||||
#include "ixgb_ids.h"
|
||||
|
||||
/* TX/RX descriptor defines */
|
||||
#define DEFAULT_TXD 256
|
||||
#define MAX_TXD 4096
|
||||
#define MIN_TXD 64
|
||||
|
||||
/* hardware cannot reliably support more than 512 descriptors owned by
|
||||
* hardware descriptor cache otherwise an unreliable ring under heavy
|
||||
* receive load may result */
|
||||
#define DEFAULT_RXD 512
|
||||
#define MAX_RXD 512
|
||||
#define MIN_RXD 64
|
||||
|
||||
/* Supported Rx Buffer Sizes */
|
||||
#define IXGB_RXBUFFER_2048 2048
|
||||
#define IXGB_RXBUFFER_4096 4096
|
||||
#define IXGB_RXBUFFER_8192 8192
|
||||
#define IXGB_RXBUFFER_16384 16384
|
||||
|
||||
/* How many Rx Buffers do we bundle into one write to the hardware ? */
|
||||
#define IXGB_RX_BUFFER_WRITE 8 /* Must be power of 2 */
|
||||
|
||||
/* wrapper around a pointer to a socket buffer,
|
||||
* so a DMA handle can be stored along with the buffer */
|
||||
struct ixgb_buffer {
|
||||
struct sk_buff *skb;
|
||||
dma_addr_t dma;
|
||||
unsigned long time_stamp;
|
||||
u16 length;
|
||||
u16 next_to_watch;
|
||||
u16 mapped_as_page;
|
||||
};
|
||||
|
||||
struct ixgb_desc_ring {
|
||||
/* pointer to the descriptor ring memory */
|
||||
void *desc;
|
||||
/* physical address of the descriptor ring */
|
||||
dma_addr_t dma;
|
||||
/* length of descriptor ring in bytes */
|
||||
unsigned int size;
|
||||
/* number of descriptors in the ring */
|
||||
unsigned int count;
|
||||
/* next descriptor to associate a buffer with */
|
||||
unsigned int next_to_use;
|
||||
/* next descriptor to check for DD status bit */
|
||||
unsigned int next_to_clean;
|
||||
/* array of buffer information structs */
|
||||
struct ixgb_buffer *buffer_info;
|
||||
};
|
||||
|
||||
#define IXGB_DESC_UNUSED(R) \
|
||||
((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \
|
||||
(R)->next_to_clean - (R)->next_to_use - 1)
|
||||
|
||||
#define IXGB_GET_DESC(R, i, type) (&(((struct type *)((R).desc))[i]))
|
||||
#define IXGB_RX_DESC(R, i) IXGB_GET_DESC(R, i, ixgb_rx_desc)
|
||||
#define IXGB_TX_DESC(R, i) IXGB_GET_DESC(R, i, ixgb_tx_desc)
|
||||
#define IXGB_CONTEXT_DESC(R, i) IXGB_GET_DESC(R, i, ixgb_context_desc)
|
||||
|
||||
/* board specific private data structure */
|
||||
|
||||
struct ixgb_adapter {
|
||||
struct timer_list watchdog_timer;
|
||||
unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
|
||||
u32 bd_number;
|
||||
u32 rx_buffer_len;
|
||||
u32 part_num;
|
||||
u16 link_speed;
|
||||
u16 link_duplex;
|
||||
struct work_struct tx_timeout_task;
|
||||
|
||||
/* TX */
|
||||
struct ixgb_desc_ring tx_ring ____cacheline_aligned_in_smp;
|
||||
unsigned int restart_queue;
|
||||
unsigned long timeo_start;
|
||||
u32 tx_cmd_type;
|
||||
u64 hw_csum_tx_good;
|
||||
u64 hw_csum_tx_error;
|
||||
u32 tx_int_delay;
|
||||
u32 tx_timeout_count;
|
||||
bool tx_int_delay_enable;
|
||||
bool detect_tx_hung;
|
||||
|
||||
/* RX */
|
||||
struct ixgb_desc_ring rx_ring;
|
||||
u64 hw_csum_rx_error;
|
||||
u64 hw_csum_rx_good;
|
||||
u32 rx_int_delay;
|
||||
bool rx_csum;
|
||||
|
||||
/* OS defined structs */
|
||||
struct napi_struct napi;
|
||||
struct net_device *netdev;
|
||||
struct pci_dev *pdev;
|
||||
|
||||
/* structs defined in ixgb_hw.h */
|
||||
struct ixgb_hw hw;
|
||||
u16 msg_enable;
|
||||
struct ixgb_hw_stats stats;
|
||||
u32 alloc_rx_buff_failed;
|
||||
bool have_msi;
|
||||
unsigned long flags;
|
||||
};
|
||||
|
||||
enum ixgb_state_t {
|
||||
/* TBD
|
||||
__IXGB_TESTING,
|
||||
__IXGB_RESETTING,
|
||||
*/
|
||||
__IXGB_DOWN
|
||||
};
|
||||
|
||||
/* Exported from other modules */
|
||||
void ixgb_check_options(struct ixgb_adapter *adapter);
|
||||
void ixgb_set_ethtool_ops(struct net_device *netdev);
|
||||
extern char ixgb_driver_name[];
|
||||
|
||||
void ixgb_set_speed_duplex(struct net_device *netdev);
|
||||
|
||||
int ixgb_up(struct ixgb_adapter *adapter);
|
||||
void ixgb_down(struct ixgb_adapter *adapter, bool kill_watchdog);
|
||||
void ixgb_reset(struct ixgb_adapter *adapter);
|
||||
int ixgb_setup_rx_resources(struct ixgb_adapter *adapter);
|
||||
int ixgb_setup_tx_resources(struct ixgb_adapter *adapter);
|
||||
void ixgb_free_rx_resources(struct ixgb_adapter *adapter);
|
||||
void ixgb_free_tx_resources(struct ixgb_adapter *adapter);
|
||||
void ixgb_update_stats(struct ixgb_adapter *adapter);
|
||||
|
||||
|
||||
#endif /* _IXGB_H_ */
|
||||
@ -1,580 +0,0 @@
|
||||
// SPDX-License-Identifier: GPL-2.0
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
||||
|
||||
#include "ixgb_hw.h"
|
||||
#include "ixgb_ee.h"
|
||||
/* Local prototypes */
|
||||
static u16 ixgb_shift_in_bits(struct ixgb_hw *hw);
|
||||
|
||||
static void ixgb_shift_out_bits(struct ixgb_hw *hw,
|
||||
u16 data,
|
||||
u16 count);
|
||||
static void ixgb_standby_eeprom(struct ixgb_hw *hw);
|
||||
|
||||
static bool ixgb_wait_eeprom_command(struct ixgb_hw *hw);
|
||||
|
||||
static void ixgb_cleanup_eeprom(struct ixgb_hw *hw);
|
||||
|
||||
/******************************************************************************
|
||||
* Raises the EEPROM's clock input.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* eecd_reg - EECD's current value
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_raise_clock(struct ixgb_hw *hw,
|
||||
u32 *eecd_reg)
|
||||
{
|
||||
/* Raise the clock input to the EEPROM (by setting the SK bit), and then
|
||||
* wait 50 microseconds.
|
||||
*/
|
||||
*eecd_reg = *eecd_reg | IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, *eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Lowers the EEPROM's clock input.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* eecd_reg - EECD's current value
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_lower_clock(struct ixgb_hw *hw,
|
||||
u32 *eecd_reg)
|
||||
{
|
||||
/* Lower the clock input to the EEPROM (by clearing the SK bit), and then
|
||||
* wait 50 microseconds.
|
||||
*/
|
||||
*eecd_reg = *eecd_reg & ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, *eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Shift data bits out to the EEPROM.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* data - data to send to the EEPROM
|
||||
* count - number of bits to shift out
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_shift_out_bits(struct ixgb_hw *hw,
|
||||
u16 data,
|
||||
u16 count)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
u32 mask;
|
||||
|
||||
/* We need to shift "count" bits out to the EEPROM. So, value in the
|
||||
* "data" parameter will be shifted out to the EEPROM one bit at a time.
|
||||
* In order to do this, "data" must be broken down into bits.
|
||||
*/
|
||||
mask = 0x01 << (count - 1);
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
eecd_reg &= ~(IXGB_EECD_DO | IXGB_EECD_DI);
|
||||
do {
|
||||
/* A "1" is shifted out to the EEPROM by setting bit "DI" to a "1",
|
||||
* and then raising and then lowering the clock (the SK bit controls
|
||||
* the clock input to the EEPROM). A "0" is shifted out to the EEPROM
|
||||
* by setting "DI" to "0" and then raising and then lowering the clock.
|
||||
*/
|
||||
eecd_reg &= ~IXGB_EECD_DI;
|
||||
|
||||
if (data & mask)
|
||||
eecd_reg |= IXGB_EECD_DI;
|
||||
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
|
||||
udelay(50);
|
||||
|
||||
ixgb_raise_clock(hw, &eecd_reg);
|
||||
ixgb_lower_clock(hw, &eecd_reg);
|
||||
|
||||
mask = mask >> 1;
|
||||
|
||||
} while (mask);
|
||||
|
||||
/* We leave the "DI" bit set to "0" when we leave this routine. */
|
||||
eecd_reg &= ~IXGB_EECD_DI;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Shift data bits in from the EEPROM
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*****************************************************************************/
|
||||
static u16
|
||||
ixgb_shift_in_bits(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
u32 i;
|
||||
u16 data;
|
||||
|
||||
/* In order to read a register from the EEPROM, we need to shift 16 bits
|
||||
* in from the EEPROM. Bits are "shifted in" by raising the clock input to
|
||||
* the EEPROM (setting the SK bit), and then reading the value of the "DO"
|
||||
* bit. During this "shifting in" process the "DI" bit should always be
|
||||
* clear..
|
||||
*/
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
eecd_reg &= ~(IXGB_EECD_DO | IXGB_EECD_DI);
|
||||
data = 0;
|
||||
|
||||
for (i = 0; i < 16; i++) {
|
||||
data = data << 1;
|
||||
ixgb_raise_clock(hw, &eecd_reg);
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
eecd_reg &= ~(IXGB_EECD_DI);
|
||||
if (eecd_reg & IXGB_EECD_DO)
|
||||
data |= 1;
|
||||
|
||||
ixgb_lower_clock(hw, &eecd_reg);
|
||||
}
|
||||
|
||||
return data;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Prepares EEPROM for access
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Lowers EEPROM clock. Clears input pin. Sets the chip select pin. This
|
||||
* function should be called before issuing a command to the EEPROM.
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_setup_eeprom(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
/* Clear SK and DI */
|
||||
eecd_reg &= ~(IXGB_EECD_SK | IXGB_EECD_DI);
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
|
||||
/* Set CS */
|
||||
eecd_reg |= IXGB_EECD_CS;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Returns EEPROM to a "standby" state
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_standby_eeprom(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
/* Deselect EEPROM */
|
||||
eecd_reg &= ~(IXGB_EECD_CS | IXGB_EECD_SK);
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
|
||||
/* Clock high */
|
||||
eecd_reg |= IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
|
||||
/* Select EEPROM */
|
||||
eecd_reg |= IXGB_EECD_CS;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
|
||||
/* Clock low */
|
||||
eecd_reg &= ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Raises then lowers the EEPROM's clock pin
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_clock_eeprom(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
/* Rising edge of clock */
|
||||
eecd_reg |= IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
|
||||
/* Falling edge of clock */
|
||||
eecd_reg &= ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
IXGB_WRITE_FLUSH(hw);
|
||||
udelay(50);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Terminates a command by lowering the EEPROM's chip select pin
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*****************************************************************************/
|
||||
static void
|
||||
ixgb_cleanup_eeprom(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
eecd_reg &= ~(IXGB_EECD_CS | IXGB_EECD_DI);
|
||||
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
|
||||
ixgb_clock_eeprom(hw);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Waits for the EEPROM to finish the current command.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* The command is done when the EEPROM's data out pin goes high.
|
||||
*
|
||||
* Returns:
|
||||
* true: EEPROM data pin is high before timeout.
|
||||
* false: Time expired.
|
||||
*****************************************************************************/
|
||||
static bool
|
||||
ixgb_wait_eeprom_command(struct ixgb_hw *hw)
|
||||
{
|
||||
u32 eecd_reg;
|
||||
u32 i;
|
||||
|
||||
/* Toggle the CS line. This in effect tells to EEPROM to actually execute
|
||||
* the command in question.
|
||||
*/
|
||||
ixgb_standby_eeprom(hw);
|
||||
|
||||
/* Now read DO repeatedly until is high (equal to '1'). The EEPROM will
|
||||
* signal that the command has been completed by raising the DO signal.
|
||||
* If DO does not go high in 10 milliseconds, then error out.
|
||||
*/
|
||||
for (i = 0; i < 200; i++) {
|
||||
eecd_reg = IXGB_READ_REG(hw, EECD);
|
||||
|
||||
if (eecd_reg & IXGB_EECD_DO)
|
||||
return true;
|
||||
|
||||
udelay(50);
|
||||
}
|
||||
ASSERT(0);
|
||||
return false;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Verifies that the EEPROM has a valid checksum
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Reads the first 64 16 bit words of the EEPROM and sums the values read.
|
||||
* If the sum of the 64 16 bit words is 0xBABA, the EEPROM's checksum is
|
||||
* valid.
|
||||
*
|
||||
* Returns:
|
||||
* true: Checksum is valid
|
||||
* false: Checksum is not valid.
|
||||
*****************************************************************************/
|
||||
bool
|
||||
ixgb_validate_eeprom_checksum(struct ixgb_hw *hw)
|
||||
{
|
||||
u16 checksum = 0;
|
||||
u16 i;
|
||||
|
||||
for (i = 0; i < (EEPROM_CHECKSUM_REG + 1); i++)
|
||||
checksum += ixgb_read_eeprom(hw, i);
|
||||
|
||||
if (checksum == (u16) EEPROM_SUM)
|
||||
return true;
|
||||
else
|
||||
return false;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Calculates the EEPROM checksum and writes it to the EEPROM
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Sums the first 63 16 bit words of the EEPROM. Subtracts the sum from 0xBABA.
|
||||
* Writes the difference to word offset 63 of the EEPROM.
|
||||
*****************************************************************************/
|
||||
void
|
||||
ixgb_update_eeprom_checksum(struct ixgb_hw *hw)
|
||||
{
|
||||
u16 checksum = 0;
|
||||
u16 i;
|
||||
|
||||
for (i = 0; i < EEPROM_CHECKSUM_REG; i++)
|
||||
checksum += ixgb_read_eeprom(hw, i);
|
||||
|
||||
checksum = (u16) EEPROM_SUM - checksum;
|
||||
|
||||
ixgb_write_eeprom(hw, EEPROM_CHECKSUM_REG, checksum);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Writes a 16 bit word to a given offset in the EEPROM.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* reg - offset within the EEPROM to be written to
|
||||
* data - 16 bit word to be written to the EEPROM
|
||||
*
|
||||
* If ixgb_update_eeprom_checksum is not called after this function, the
|
||||
* EEPROM will most likely contain an invalid checksum.
|
||||
*
|
||||
*****************************************************************************/
|
||||
void
|
||||
ixgb_write_eeprom(struct ixgb_hw *hw, u16 offset, u16 data)
|
||||
{
|
||||
struct ixgb_ee_map_type *ee_map = (struct ixgb_ee_map_type *)hw->eeprom;
|
||||
|
||||
/* Prepare the EEPROM for writing */
|
||||
ixgb_setup_eeprom(hw);
|
||||
|
||||
/* Send the 9-bit EWEN (write enable) command to the EEPROM (5-bit opcode
|
||||
* plus 4-bit dummy). This puts the EEPROM into write/erase mode.
|
||||
*/
|
||||
ixgb_shift_out_bits(hw, EEPROM_EWEN_OPCODE, 5);
|
||||
ixgb_shift_out_bits(hw, 0, 4);
|
||||
|
||||
/* Prepare the EEPROM */
|
||||
ixgb_standby_eeprom(hw);
|
||||
|
||||
/* Send the Write command (3-bit opcode + 6-bit addr) */
|
||||
ixgb_shift_out_bits(hw, EEPROM_WRITE_OPCODE, 3);
|
||||
ixgb_shift_out_bits(hw, offset, 6);
|
||||
|
||||
/* Send the data */
|
||||
ixgb_shift_out_bits(hw, data, 16);
|
||||
|
||||
ixgb_wait_eeprom_command(hw);
|
||||
|
||||
/* Recover from write */
|
||||
ixgb_standby_eeprom(hw);
|
||||
|
||||
/* Send the 9-bit EWDS (write disable) command to the EEPROM (5-bit
|
||||
* opcode plus 4-bit dummy). This takes the EEPROM out of write/erase
|
||||
* mode.
|
||||
*/
|
||||
ixgb_shift_out_bits(hw, EEPROM_EWDS_OPCODE, 5);
|
||||
ixgb_shift_out_bits(hw, 0, 4);
|
||||
|
||||
/* Done with writing */
|
||||
ixgb_cleanup_eeprom(hw);
|
||||
|
||||
/* clear the init_ctrl_reg_1 to signify that the cache is invalidated */
|
||||
ee_map->init_ctrl_reg_1 = cpu_to_le16(EEPROM_ICW1_SIGNATURE_CLEAR);
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Reads a 16 bit word from the EEPROM.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* offset - offset of 16 bit word in the EEPROM to read
|
||||
*
|
||||
* Returns:
|
||||
* The 16-bit value read from the eeprom
|
||||
*****************************************************************************/
|
||||
u16
|
||||
ixgb_read_eeprom(struct ixgb_hw *hw,
|
||||
u16 offset)
|
||||
{
|
||||
u16 data;
|
||||
|
||||
/* Prepare the EEPROM for reading */
|
||||
ixgb_setup_eeprom(hw);
|
||||
|
||||
/* Send the READ command (opcode + addr) */
|
||||
ixgb_shift_out_bits(hw, EEPROM_READ_OPCODE, 3);
|
||||
/*
|
||||
* We have a 64 word EEPROM, there are 6 address bits
|
||||
*/
|
||||
ixgb_shift_out_bits(hw, offset, 6);
|
||||
|
||||
/* Read the data */
|
||||
data = ixgb_shift_in_bits(hw);
|
||||
|
||||
/* End this read operation */
|
||||
ixgb_standby_eeprom(hw);
|
||||
|
||||
return data;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Reads eeprom and stores data in shared structure.
|
||||
* Validates eeprom checksum and eeprom signature.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Returns:
|
||||
* true: if eeprom read is successful
|
||||
* false: otherwise.
|
||||
*****************************************************************************/
|
||||
bool
|
||||
ixgb_get_eeprom_data(struct ixgb_hw *hw)
|
||||
{
|
||||
u16 i;
|
||||
u16 checksum = 0;
|
||||
struct ixgb_ee_map_type *ee_map;
|
||||
|
||||
ENTER();
|
||||
|
||||
ee_map = (struct ixgb_ee_map_type *)hw->eeprom;
|
||||
|
||||
pr_debug("Reading eeprom data\n");
|
||||
for (i = 0; i < IXGB_EEPROM_SIZE ; i++) {
|
||||
u16 ee_data;
|
||||
ee_data = ixgb_read_eeprom(hw, i);
|
||||
checksum += ee_data;
|
||||
hw->eeprom[i] = cpu_to_le16(ee_data);
|
||||
}
|
||||
|
||||
if (checksum != (u16) EEPROM_SUM) {
|
||||
pr_debug("Checksum invalid\n");
|
||||
/* clear the init_ctrl_reg_1 to signify that the cache is
|
||||
* invalidated */
|
||||
ee_map->init_ctrl_reg_1 = cpu_to_le16(EEPROM_ICW1_SIGNATURE_CLEAR);
|
||||
return false;
|
||||
}
|
||||
|
||||
if ((ee_map->init_ctrl_reg_1 & cpu_to_le16(EEPROM_ICW1_SIGNATURE_MASK))
|
||||
!= cpu_to_le16(EEPROM_ICW1_SIGNATURE_VALID)) {
|
||||
pr_debug("Signature invalid\n");
|
||||
return false;
|
||||
}
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Local function to check if the eeprom signature is good
|
||||
* If the eeprom signature is good, calls ixgb)get_eeprom_data.
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Returns:
|
||||
* true: eeprom signature was good and the eeprom read was successful
|
||||
* false: otherwise.
|
||||
******************************************************************************/
|
||||
static bool
|
||||
ixgb_check_and_get_eeprom_data (struct ixgb_hw* hw)
|
||||
{
|
||||
struct ixgb_ee_map_type *ee_map = (struct ixgb_ee_map_type *)hw->eeprom;
|
||||
|
||||
if ((ee_map->init_ctrl_reg_1 & cpu_to_le16(EEPROM_ICW1_SIGNATURE_MASK))
|
||||
== cpu_to_le16(EEPROM_ICW1_SIGNATURE_VALID)) {
|
||||
return true;
|
||||
} else {
|
||||
return ixgb_get_eeprom_data(hw);
|
||||
}
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* return a word from the eeprom
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* index - Offset of eeprom word
|
||||
*
|
||||
* Returns:
|
||||
* Word at indexed offset in eeprom, if valid, 0 otherwise.
|
||||
******************************************************************************/
|
||||
__le16
|
||||
ixgb_get_eeprom_word(struct ixgb_hw *hw, u16 index)
|
||||
{
|
||||
|
||||
if (index < IXGB_EEPROM_SIZE && ixgb_check_and_get_eeprom_data(hw))
|
||||
return hw->eeprom[index];
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* return the mac address from EEPROM
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
* mac_addr - Ethernet Address if EEPROM contents are valid, 0 otherwise
|
||||
*
|
||||
* Returns: None.
|
||||
******************************************************************************/
|
||||
void
|
||||
ixgb_get_ee_mac_addr(struct ixgb_hw *hw,
|
||||
u8 *mac_addr)
|
||||
{
|
||||
int i;
|
||||
struct ixgb_ee_map_type *ee_map = (struct ixgb_ee_map_type *)hw->eeprom;
|
||||
|
||||
ENTER();
|
||||
|
||||
if (ixgb_check_and_get_eeprom_data(hw)) {
|
||||
for (i = 0; i < ETH_ALEN; i++) {
|
||||
mac_addr[i] = ee_map->mac_addr[i];
|
||||
}
|
||||
pr_debug("eeprom mac address = %pM\n", mac_addr);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/******************************************************************************
|
||||
* return the Printed Board Assembly number from EEPROM
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Returns:
|
||||
* PBA number if EEPROM contents are valid, 0 otherwise
|
||||
******************************************************************************/
|
||||
u32
|
||||
ixgb_get_ee_pba_number(struct ixgb_hw *hw)
|
||||
{
|
||||
if (ixgb_check_and_get_eeprom_data(hw))
|
||||
return le16_to_cpu(hw->eeprom[EEPROM_PBA_1_2_REG])
|
||||
| (le16_to_cpu(hw->eeprom[EEPROM_PBA_3_4_REG])<<16);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
/******************************************************************************
|
||||
* return the Device Id from EEPROM
|
||||
*
|
||||
* hw - Struct containing variables accessed by shared code
|
||||
*
|
||||
* Returns:
|
||||
* Device Id if EEPROM contents are valid, 0 otherwise
|
||||
******************************************************************************/
|
||||
u16
|
||||
ixgb_get_ee_device_id(struct ixgb_hw *hw)
|
||||
{
|
||||
struct ixgb_ee_map_type *ee_map = (struct ixgb_ee_map_type *)hw->eeprom;
|
||||
|
||||
if (ixgb_check_and_get_eeprom_data(hw))
|
||||
return le16_to_cpu(ee_map->device_id);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -1,79 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#ifndef _IXGB_EE_H_
|
||||
#define _IXGB_EE_H_
|
||||
|
||||
#define IXGB_EEPROM_SIZE 64 /* Size in words */
|
||||
|
||||
/* EEPROM Commands */
|
||||
#define EEPROM_READ_OPCODE 0x6 /* EEPROM read opcode */
|
||||
#define EEPROM_WRITE_OPCODE 0x5 /* EEPROM write opcode */
|
||||
#define EEPROM_ERASE_OPCODE 0x7 /* EEPROM erase opcode */
|
||||
#define EEPROM_EWEN_OPCODE 0x13 /* EEPROM erase/write enable */
|
||||
#define EEPROM_EWDS_OPCODE 0x10 /* EEPROM erase/write disable */
|
||||
|
||||
/* EEPROM MAP (Word Offsets) */
|
||||
#define EEPROM_IA_1_2_REG 0x0000
|
||||
#define EEPROM_IA_3_4_REG 0x0001
|
||||
#define EEPROM_IA_5_6_REG 0x0002
|
||||
#define EEPROM_COMPATIBILITY_REG 0x0003
|
||||
#define EEPROM_PBA_1_2_REG 0x0008
|
||||
#define EEPROM_PBA_3_4_REG 0x0009
|
||||
#define EEPROM_INIT_CONTROL1_REG 0x000A
|
||||
#define EEPROM_SUBSYS_ID_REG 0x000B
|
||||
#define EEPROM_SUBVEND_ID_REG 0x000C
|
||||
#define EEPROM_DEVICE_ID_REG 0x000D
|
||||
#define EEPROM_VENDOR_ID_REG 0x000E
|
||||
#define EEPROM_INIT_CONTROL2_REG 0x000F
|
||||
#define EEPROM_SWDPINS_REG 0x0020
|
||||
#define EEPROM_CIRCUIT_CTRL_REG 0x0021
|
||||
#define EEPROM_D0_D3_POWER_REG 0x0022
|
||||
#define EEPROM_FLASH_VERSION 0x0032
|
||||
#define EEPROM_CHECKSUM_REG 0x003F
|
||||
|
||||
/* Mask bits for fields in Word 0x0a of the EEPROM */
|
||||
|
||||
#define EEPROM_ICW1_SIGNATURE_MASK 0xC000
|
||||
#define EEPROM_ICW1_SIGNATURE_VALID 0x4000
|
||||
#define EEPROM_ICW1_SIGNATURE_CLEAR 0x0000
|
||||
|
||||
/* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */
|
||||
#define EEPROM_SUM 0xBABA
|
||||
|
||||
/* EEPROM Map Sizes (Byte Counts) */
|
||||
#define PBA_SIZE 4
|
||||
|
||||
/* EEPROM Map defines (WORD OFFSETS)*/
|
||||
|
||||
/* EEPROM structure */
|
||||
struct ixgb_ee_map_type {
|
||||
u8 mac_addr[ETH_ALEN];
|
||||
__le16 compatibility;
|
||||
__le16 reserved1[4];
|
||||
__le32 pba_number;
|
||||
__le16 init_ctrl_reg_1;
|
||||
__le16 subsystem_id;
|
||||
__le16 subvendor_id;
|
||||
__le16 device_id;
|
||||
__le16 vendor_id;
|
||||
__le16 init_ctrl_reg_2;
|
||||
__le16 oem_reserved[16];
|
||||
__le16 swdpins_reg;
|
||||
__le16 circuit_ctrl_reg;
|
||||
u8 d3_power;
|
||||
u8 d0_power;
|
||||
__le16 reserved2[28];
|
||||
__le16 checksum;
|
||||
};
|
||||
|
||||
/* EEPROM Functions */
|
||||
u16 ixgb_read_eeprom(struct ixgb_hw *hw, u16 reg);
|
||||
|
||||
bool ixgb_validate_eeprom_checksum(struct ixgb_hw *hw);
|
||||
|
||||
void ixgb_update_eeprom_checksum(struct ixgb_hw *hw);
|
||||
|
||||
void ixgb_write_eeprom(struct ixgb_hw *hw, u16 reg, u16 data);
|
||||
|
||||
#endif /* IXGB_EE_H */
|
||||
@ -1,642 +0,0 @@
|
||||
// SPDX-License-Identifier: GPL-2.0
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
/* ethtool support for ixgb */
|
||||
|
||||
#include "ixgb.h"
|
||||
|
||||
#include <linux/uaccess.h>
|
||||
|
||||
#define IXGB_ALL_RAR_ENTRIES 16
|
||||
|
||||
enum {NETDEV_STATS, IXGB_STATS};
|
||||
|
||||
struct ixgb_stats {
|
||||
char stat_string[ETH_GSTRING_LEN];
|
||||
int type;
|
||||
int sizeof_stat;
|
||||
int stat_offset;
|
||||
};
|
||||
|
||||
#define IXGB_STAT(m) IXGB_STATS, \
|
||||
sizeof_field(struct ixgb_adapter, m), \
|
||||
offsetof(struct ixgb_adapter, m)
|
||||
#define IXGB_NETDEV_STAT(m) NETDEV_STATS, \
|
||||
sizeof_field(struct net_device, m), \
|
||||
offsetof(struct net_device, m)
|
||||
|
||||
static struct ixgb_stats ixgb_gstrings_stats[] = {
|
||||
{"rx_packets", IXGB_NETDEV_STAT(stats.rx_packets)},
|
||||
{"tx_packets", IXGB_NETDEV_STAT(stats.tx_packets)},
|
||||
{"rx_bytes", IXGB_NETDEV_STAT(stats.rx_bytes)},
|
||||
{"tx_bytes", IXGB_NETDEV_STAT(stats.tx_bytes)},
|
||||
{"rx_errors", IXGB_NETDEV_STAT(stats.rx_errors)},
|
||||
{"tx_errors", IXGB_NETDEV_STAT(stats.tx_errors)},
|
||||
{"rx_dropped", IXGB_NETDEV_STAT(stats.rx_dropped)},
|
||||
{"tx_dropped", IXGB_NETDEV_STAT(stats.tx_dropped)},
|
||||
{"multicast", IXGB_NETDEV_STAT(stats.multicast)},
|
||||
{"collisions", IXGB_NETDEV_STAT(stats.collisions)},
|
||||
|
||||
/* { "rx_length_errors", IXGB_NETDEV_STAT(stats.rx_length_errors) }, */
|
||||
{"rx_over_errors", IXGB_NETDEV_STAT(stats.rx_over_errors)},
|
||||
{"rx_crc_errors", IXGB_NETDEV_STAT(stats.rx_crc_errors)},
|
||||
{"rx_frame_errors", IXGB_NETDEV_STAT(stats.rx_frame_errors)},
|
||||
{"rx_no_buffer_count", IXGB_STAT(stats.rnbc)},
|
||||
{"rx_fifo_errors", IXGB_NETDEV_STAT(stats.rx_fifo_errors)},
|
||||
{"rx_missed_errors", IXGB_NETDEV_STAT(stats.rx_missed_errors)},
|
||||
{"tx_aborted_errors", IXGB_NETDEV_STAT(stats.tx_aborted_errors)},
|
||||
{"tx_carrier_errors", IXGB_NETDEV_STAT(stats.tx_carrier_errors)},
|
||||
{"tx_fifo_errors", IXGB_NETDEV_STAT(stats.tx_fifo_errors)},
|
||||
{"tx_heartbeat_errors", IXGB_NETDEV_STAT(stats.tx_heartbeat_errors)},
|
||||
{"tx_window_errors", IXGB_NETDEV_STAT(stats.tx_window_errors)},
|
||||
{"tx_deferred_ok", IXGB_STAT(stats.dc)},
|
||||
{"tx_timeout_count", IXGB_STAT(tx_timeout_count) },
|
||||
{"tx_restart_queue", IXGB_STAT(restart_queue) },
|
||||
{"rx_long_length_errors", IXGB_STAT(stats.roc)},
|
||||
{"rx_short_length_errors", IXGB_STAT(stats.ruc)},
|
||||
{"tx_tcp_seg_good", IXGB_STAT(stats.tsctc)},
|
||||
{"tx_tcp_seg_failed", IXGB_STAT(stats.tsctfc)},
|
||||
{"rx_flow_control_xon", IXGB_STAT(stats.xonrxc)},
|
||||
{"rx_flow_control_xoff", IXGB_STAT(stats.xoffrxc)},
|
||||
{"tx_flow_control_xon", IXGB_STAT(stats.xontxc)},
|
||||
{"tx_flow_control_xoff", IXGB_STAT(stats.xofftxc)},
|
||||
{"rx_csum_offload_good", IXGB_STAT(hw_csum_rx_good)},
|
||||
{"rx_csum_offload_errors", IXGB_STAT(hw_csum_rx_error)},
|
||||
{"tx_csum_offload_good", IXGB_STAT(hw_csum_tx_good)},
|
||||
{"tx_csum_offload_errors", IXGB_STAT(hw_csum_tx_error)}
|
||||
};
|
||||
|
||||
#define IXGB_STATS_LEN ARRAY_SIZE(ixgb_gstrings_stats)
|
||||
|
||||
static int
|
||||
ixgb_get_link_ksettings(struct net_device *netdev,
|
||||
struct ethtool_link_ksettings *cmd)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
|
||||
ethtool_link_ksettings_zero_link_mode(cmd, supported);
|
||||
ethtool_link_ksettings_add_link_mode(cmd, supported, 10000baseT_Full);
|
||||
ethtool_link_ksettings_add_link_mode(cmd, supported, FIBRE);
|
||||
|
||||
ethtool_link_ksettings_zero_link_mode(cmd, advertising);
|
||||
ethtool_link_ksettings_add_link_mode(cmd, advertising, 10000baseT_Full);
|
||||
ethtool_link_ksettings_add_link_mode(cmd, advertising, FIBRE);
|
||||
|
||||
cmd->base.port = PORT_FIBRE;
|
||||
|
||||
if (netif_carrier_ok(adapter->netdev)) {
|
||||
cmd->base.speed = SPEED_10000;
|
||||
cmd->base.duplex = DUPLEX_FULL;
|
||||
} else {
|
||||
cmd->base.speed = SPEED_UNKNOWN;
|
||||
cmd->base.duplex = DUPLEX_UNKNOWN;
|
||||
}
|
||||
|
||||
cmd->base.autoneg = AUTONEG_DISABLE;
|
||||
return 0;
|
||||
}
|
||||
|
||||
void ixgb_set_speed_duplex(struct net_device *netdev)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
/* be optimistic about our link, since we were up before */
|
||||
adapter->link_speed = 10000;
|
||||
adapter->link_duplex = FULL_DUPLEX;
|
||||
netif_carrier_on(netdev);
|
||||
netif_wake_queue(netdev);
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_set_link_ksettings(struct net_device *netdev,
|
||||
const struct ethtool_link_ksettings *cmd)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
u32 speed = cmd->base.speed;
|
||||
|
||||
if (cmd->base.autoneg == AUTONEG_ENABLE ||
|
||||
(speed + cmd->base.duplex != SPEED_10000 + DUPLEX_FULL))
|
||||
return -EINVAL;
|
||||
|
||||
if (netif_running(adapter->netdev)) {
|
||||
ixgb_down(adapter, true);
|
||||
ixgb_reset(adapter);
|
||||
ixgb_up(adapter);
|
||||
ixgb_set_speed_duplex(netdev);
|
||||
} else
|
||||
ixgb_reset(adapter);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_pauseparam(struct net_device *netdev,
|
||||
struct ethtool_pauseparam *pause)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_hw *hw = &adapter->hw;
|
||||
|
||||
pause->autoneg = AUTONEG_DISABLE;
|
||||
|
||||
if (hw->fc.type == ixgb_fc_rx_pause)
|
||||
pause->rx_pause = 1;
|
||||
else if (hw->fc.type == ixgb_fc_tx_pause)
|
||||
pause->tx_pause = 1;
|
||||
else if (hw->fc.type == ixgb_fc_full) {
|
||||
pause->rx_pause = 1;
|
||||
pause->tx_pause = 1;
|
||||
}
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_set_pauseparam(struct net_device *netdev,
|
||||
struct ethtool_pauseparam *pause)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_hw *hw = &adapter->hw;
|
||||
|
||||
if (pause->autoneg == AUTONEG_ENABLE)
|
||||
return -EINVAL;
|
||||
|
||||
if (pause->rx_pause && pause->tx_pause)
|
||||
hw->fc.type = ixgb_fc_full;
|
||||
else if (pause->rx_pause && !pause->tx_pause)
|
||||
hw->fc.type = ixgb_fc_rx_pause;
|
||||
else if (!pause->rx_pause && pause->tx_pause)
|
||||
hw->fc.type = ixgb_fc_tx_pause;
|
||||
else if (!pause->rx_pause && !pause->tx_pause)
|
||||
hw->fc.type = ixgb_fc_none;
|
||||
|
||||
if (netif_running(adapter->netdev)) {
|
||||
ixgb_down(adapter, true);
|
||||
ixgb_up(adapter);
|
||||
ixgb_set_speed_duplex(netdev);
|
||||
} else
|
||||
ixgb_reset(adapter);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static u32
|
||||
ixgb_get_msglevel(struct net_device *netdev)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
return adapter->msg_enable;
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_set_msglevel(struct net_device *netdev, u32 data)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
adapter->msg_enable = data;
|
||||
}
|
||||
#define IXGB_GET_STAT(_A_, _R_) _A_->stats._R_
|
||||
|
||||
static int
|
||||
ixgb_get_regs_len(struct net_device *netdev)
|
||||
{
|
||||
#define IXGB_REG_DUMP_LEN 136*sizeof(u32)
|
||||
return IXGB_REG_DUMP_LEN;
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_regs(struct net_device *netdev,
|
||||
struct ethtool_regs *regs, void *p)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_hw *hw = &adapter->hw;
|
||||
u32 *reg = p;
|
||||
u32 *reg_start = reg;
|
||||
u8 i;
|
||||
|
||||
/* the 1 (one) below indicates an attempt at versioning, if the
|
||||
* interface in ethtool or the driver changes, this 1 should be
|
||||
* incremented */
|
||||
regs->version = (1<<24) | hw->revision_id << 16 | hw->device_id;
|
||||
|
||||
/* General Registers */
|
||||
*reg++ = IXGB_READ_REG(hw, CTRL0); /* 0 */
|
||||
*reg++ = IXGB_READ_REG(hw, CTRL1); /* 1 */
|
||||
*reg++ = IXGB_READ_REG(hw, STATUS); /* 2 */
|
||||
*reg++ = IXGB_READ_REG(hw, EECD); /* 3 */
|
||||
*reg++ = IXGB_READ_REG(hw, MFS); /* 4 */
|
||||
|
||||
/* Interrupt */
|
||||
*reg++ = IXGB_READ_REG(hw, ICR); /* 5 */
|
||||
*reg++ = IXGB_READ_REG(hw, ICS); /* 6 */
|
||||
*reg++ = IXGB_READ_REG(hw, IMS); /* 7 */
|
||||
*reg++ = IXGB_READ_REG(hw, IMC); /* 8 */
|
||||
|
||||
/* Receive */
|
||||
*reg++ = IXGB_READ_REG(hw, RCTL); /* 9 */
|
||||
*reg++ = IXGB_READ_REG(hw, FCRTL); /* 10 */
|
||||
*reg++ = IXGB_READ_REG(hw, FCRTH); /* 11 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDBAL); /* 12 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDBAH); /* 13 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDLEN); /* 14 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDH); /* 15 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDT); /* 16 */
|
||||
*reg++ = IXGB_READ_REG(hw, RDTR); /* 17 */
|
||||
*reg++ = IXGB_READ_REG(hw, RXDCTL); /* 18 */
|
||||
*reg++ = IXGB_READ_REG(hw, RAIDC); /* 19 */
|
||||
*reg++ = IXGB_READ_REG(hw, RXCSUM); /* 20 */
|
||||
|
||||
/* there are 16 RAR entries in hardware, we only use 3 */
|
||||
for (i = 0; i < IXGB_ALL_RAR_ENTRIES; i++) {
|
||||
*reg++ = IXGB_READ_REG_ARRAY(hw, RAL, (i << 1)); /*21,...,51 */
|
||||
*reg++ = IXGB_READ_REG_ARRAY(hw, RAH, (i << 1)); /*22,...,52 */
|
||||
}
|
||||
|
||||
/* Transmit */
|
||||
*reg++ = IXGB_READ_REG(hw, TCTL); /* 53 */
|
||||
*reg++ = IXGB_READ_REG(hw, TDBAL); /* 54 */
|
||||
*reg++ = IXGB_READ_REG(hw, TDBAH); /* 55 */
|
||||
*reg++ = IXGB_READ_REG(hw, TDLEN); /* 56 */
|
||||
*reg++ = IXGB_READ_REG(hw, TDH); /* 57 */
|
||||
*reg++ = IXGB_READ_REG(hw, TDT); /* 58 */
|
||||
*reg++ = IXGB_READ_REG(hw, TIDV); /* 59 */
|
||||
*reg++ = IXGB_READ_REG(hw, TXDCTL); /* 60 */
|
||||
*reg++ = IXGB_READ_REG(hw, TSPMT); /* 61 */
|
||||
*reg++ = IXGB_READ_REG(hw, PAP); /* 62 */
|
||||
|
||||
/* Physical */
|
||||
*reg++ = IXGB_READ_REG(hw, PCSC1); /* 63 */
|
||||
*reg++ = IXGB_READ_REG(hw, PCSC2); /* 64 */
|
||||
*reg++ = IXGB_READ_REG(hw, PCSS1); /* 65 */
|
||||
*reg++ = IXGB_READ_REG(hw, PCSS2); /* 66 */
|
||||
*reg++ = IXGB_READ_REG(hw, XPCSS); /* 67 */
|
||||
*reg++ = IXGB_READ_REG(hw, UCCR); /* 68 */
|
||||
*reg++ = IXGB_READ_REG(hw, XPCSTC); /* 69 */
|
||||
*reg++ = IXGB_READ_REG(hw, MACA); /* 70 */
|
||||
*reg++ = IXGB_READ_REG(hw, APAE); /* 71 */
|
||||
*reg++ = IXGB_READ_REG(hw, ARD); /* 72 */
|
||||
*reg++ = IXGB_READ_REG(hw, AIS); /* 73 */
|
||||
*reg++ = IXGB_READ_REG(hw, MSCA); /* 74 */
|
||||
*reg++ = IXGB_READ_REG(hw, MSRWD); /* 75 */
|
||||
|
||||
/* Statistics */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tprl); /* 76 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tprh); /* 77 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gprcl); /* 78 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gprch); /* 79 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, bprcl); /* 80 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, bprch); /* 81 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mprcl); /* 82 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mprch); /* 83 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, uprcl); /* 84 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, uprch); /* 85 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, vprcl); /* 86 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, vprch); /* 87 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, jprcl); /* 88 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, jprch); /* 89 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gorcl); /* 90 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gorch); /* 91 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, torl); /* 92 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, torh); /* 93 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, rnbc); /* 94 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, ruc); /* 95 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, roc); /* 96 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, rlec); /* 97 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, crcerrs); /* 98 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, icbc); /* 99 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, ecbc); /* 100 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mpc); /* 101 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tptl); /* 102 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tpth); /* 103 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gptcl); /* 104 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gptch); /* 105 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, bptcl); /* 106 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, bptch); /* 107 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mptcl); /* 108 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mptch); /* 109 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, uptcl); /* 110 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, uptch); /* 111 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, vptcl); /* 112 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, vptch); /* 113 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, jptcl); /* 114 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, jptch); /* 115 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gotcl); /* 116 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, gotch); /* 117 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, totl); /* 118 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, toth); /* 119 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, dc); /* 120 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, plt64c); /* 121 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tsctc); /* 122 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, tsctfc); /* 123 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, ibic); /* 124 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, rfc); /* 125 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, lfc); /* 126 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, pfrc); /* 127 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, pftc); /* 128 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mcfrc); /* 129 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, mcftc); /* 130 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, xonrxc); /* 131 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, xontxc); /* 132 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, xoffrxc); /* 133 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, xofftxc); /* 134 */
|
||||
*reg++ = IXGB_GET_STAT(adapter, rjc); /* 135 */
|
||||
|
||||
regs->len = (reg - reg_start) * sizeof(u32);
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_get_eeprom_len(struct net_device *netdev)
|
||||
{
|
||||
/* return size in bytes */
|
||||
return IXGB_EEPROM_SIZE << 1;
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_get_eeprom(struct net_device *netdev,
|
||||
struct ethtool_eeprom *eeprom, u8 *bytes)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_hw *hw = &adapter->hw;
|
||||
__le16 *eeprom_buff;
|
||||
int i, max_len, first_word, last_word;
|
||||
int ret_val = 0;
|
||||
|
||||
if (eeprom->len == 0) {
|
||||
ret_val = -EINVAL;
|
||||
goto geeprom_error;
|
||||
}
|
||||
|
||||
eeprom->magic = hw->vendor_id | (hw->device_id << 16);
|
||||
|
||||
max_len = ixgb_get_eeprom_len(netdev);
|
||||
|
||||
if (eeprom->offset > eeprom->offset + eeprom->len) {
|
||||
ret_val = -EINVAL;
|
||||
goto geeprom_error;
|
||||
}
|
||||
|
||||
if ((eeprom->offset + eeprom->len) > max_len)
|
||||
eeprom->len = (max_len - eeprom->offset);
|
||||
|
||||
first_word = eeprom->offset >> 1;
|
||||
last_word = (eeprom->offset + eeprom->len - 1) >> 1;
|
||||
|
||||
eeprom_buff = kmalloc_array(last_word - first_word + 1,
|
||||
sizeof(__le16),
|
||||
GFP_KERNEL);
|
||||
if (!eeprom_buff)
|
||||
return -ENOMEM;
|
||||
|
||||
/* note the eeprom was good because the driver loaded */
|
||||
for (i = 0; i <= (last_word - first_word); i++)
|
||||
eeprom_buff[i] = ixgb_get_eeprom_word(hw, (first_word + i));
|
||||
|
||||
memcpy(bytes, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
|
||||
kfree(eeprom_buff);
|
||||
|
||||
geeprom_error:
|
||||
return ret_val;
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_set_eeprom(struct net_device *netdev,
|
||||
struct ethtool_eeprom *eeprom, u8 *bytes)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_hw *hw = &adapter->hw;
|
||||
u16 *eeprom_buff;
|
||||
void *ptr;
|
||||
int max_len, first_word, last_word;
|
||||
u16 i;
|
||||
|
||||
if (eeprom->len == 0)
|
||||
return -EINVAL;
|
||||
|
||||
if (eeprom->magic != (hw->vendor_id | (hw->device_id << 16)))
|
||||
return -EFAULT;
|
||||
|
||||
max_len = ixgb_get_eeprom_len(netdev);
|
||||
|
||||
if (eeprom->offset > eeprom->offset + eeprom->len)
|
||||
return -EINVAL;
|
||||
|
||||
if ((eeprom->offset + eeprom->len) > max_len)
|
||||
eeprom->len = (max_len - eeprom->offset);
|
||||
|
||||
first_word = eeprom->offset >> 1;
|
||||
last_word = (eeprom->offset + eeprom->len - 1) >> 1;
|
||||
eeprom_buff = kmalloc(max_len, GFP_KERNEL);
|
||||
if (!eeprom_buff)
|
||||
return -ENOMEM;
|
||||
|
||||
ptr = (void *)eeprom_buff;
|
||||
|
||||
if (eeprom->offset & 1) {
|
||||
/* need read/modify/write of first changed EEPROM word */
|
||||
/* only the second byte of the word is being modified */
|
||||
eeprom_buff[0] = ixgb_read_eeprom(hw, first_word);
|
||||
ptr++;
|
||||
}
|
||||
if ((eeprom->offset + eeprom->len) & 1) {
|
||||
/* need read/modify/write of last changed EEPROM word */
|
||||
/* only the first byte of the word is being modified */
|
||||
eeprom_buff[last_word - first_word]
|
||||
= ixgb_read_eeprom(hw, last_word);
|
||||
}
|
||||
|
||||
memcpy(ptr, bytes, eeprom->len);
|
||||
for (i = 0; i <= (last_word - first_word); i++)
|
||||
ixgb_write_eeprom(hw, first_word + i, eeprom_buff[i]);
|
||||
|
||||
/* Update the checksum over the first part of the EEPROM if needed */
|
||||
if (first_word <= EEPROM_CHECKSUM_REG)
|
||||
ixgb_update_eeprom_checksum(hw);
|
||||
|
||||
kfree(eeprom_buff);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_drvinfo(struct net_device *netdev,
|
||||
struct ethtool_drvinfo *drvinfo)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
|
||||
strscpy(drvinfo->driver, ixgb_driver_name,
|
||||
sizeof(drvinfo->driver));
|
||||
strscpy(drvinfo->bus_info, pci_name(adapter->pdev),
|
||||
sizeof(drvinfo->bus_info));
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_ringparam(struct net_device *netdev,
|
||||
struct ethtool_ringparam *ring,
|
||||
struct kernel_ethtool_ringparam *kernel_ring,
|
||||
struct netlink_ext_ack *extack)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_desc_ring *txdr = &adapter->tx_ring;
|
||||
struct ixgb_desc_ring *rxdr = &adapter->rx_ring;
|
||||
|
||||
ring->rx_max_pending = MAX_RXD;
|
||||
ring->tx_max_pending = MAX_TXD;
|
||||
ring->rx_pending = rxdr->count;
|
||||
ring->tx_pending = txdr->count;
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_set_ringparam(struct net_device *netdev,
|
||||
struct ethtool_ringparam *ring,
|
||||
struct kernel_ethtool_ringparam *kernel_ring,
|
||||
struct netlink_ext_ack *extack)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
struct ixgb_desc_ring *txdr = &adapter->tx_ring;
|
||||
struct ixgb_desc_ring *rxdr = &adapter->rx_ring;
|
||||
struct ixgb_desc_ring tx_old, tx_new, rx_old, rx_new;
|
||||
int err;
|
||||
|
||||
tx_old = adapter->tx_ring;
|
||||
rx_old = adapter->rx_ring;
|
||||
|
||||
if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
|
||||
return -EINVAL;
|
||||
|
||||
if (netif_running(adapter->netdev))
|
||||
ixgb_down(adapter, true);
|
||||
|
||||
rxdr->count = max(ring->rx_pending,(u32)MIN_RXD);
|
||||
rxdr->count = min(rxdr->count,(u32)MAX_RXD);
|
||||
rxdr->count = ALIGN(rxdr->count, IXGB_REQ_RX_DESCRIPTOR_MULTIPLE);
|
||||
|
||||
txdr->count = max(ring->tx_pending,(u32)MIN_TXD);
|
||||
txdr->count = min(txdr->count,(u32)MAX_TXD);
|
||||
txdr->count = ALIGN(txdr->count, IXGB_REQ_TX_DESCRIPTOR_MULTIPLE);
|
||||
|
||||
if (netif_running(adapter->netdev)) {
|
||||
/* Try to get new resources before deleting old */
|
||||
if ((err = ixgb_setup_rx_resources(adapter)))
|
||||
goto err_setup_rx;
|
||||
if ((err = ixgb_setup_tx_resources(adapter)))
|
||||
goto err_setup_tx;
|
||||
|
||||
/* save the new, restore the old in order to free it,
|
||||
* then restore the new back again */
|
||||
|
||||
rx_new = adapter->rx_ring;
|
||||
tx_new = adapter->tx_ring;
|
||||
adapter->rx_ring = rx_old;
|
||||
adapter->tx_ring = tx_old;
|
||||
ixgb_free_rx_resources(adapter);
|
||||
ixgb_free_tx_resources(adapter);
|
||||
adapter->rx_ring = rx_new;
|
||||
adapter->tx_ring = tx_new;
|
||||
if ((err = ixgb_up(adapter)))
|
||||
return err;
|
||||
ixgb_set_speed_duplex(netdev);
|
||||
}
|
||||
|
||||
return 0;
|
||||
err_setup_tx:
|
||||
ixgb_free_rx_resources(adapter);
|
||||
err_setup_rx:
|
||||
adapter->rx_ring = rx_old;
|
||||
adapter->tx_ring = tx_old;
|
||||
ixgb_up(adapter);
|
||||
return err;
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_set_phys_id(struct net_device *netdev, enum ethtool_phys_id_state state)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
|
||||
switch (state) {
|
||||
case ETHTOOL_ID_ACTIVE:
|
||||
return 2;
|
||||
|
||||
case ETHTOOL_ID_ON:
|
||||
ixgb_led_on(&adapter->hw);
|
||||
break;
|
||||
|
||||
case ETHTOOL_ID_OFF:
|
||||
case ETHTOOL_ID_INACTIVE:
|
||||
ixgb_led_off(&adapter->hw);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
ixgb_get_sset_count(struct net_device *netdev, int sset)
|
||||
{
|
||||
switch (sset) {
|
||||
case ETH_SS_STATS:
|
||||
return IXGB_STATS_LEN;
|
||||
default:
|
||||
return -EOPNOTSUPP;
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_ethtool_stats(struct net_device *netdev,
|
||||
struct ethtool_stats *stats, u64 *data)
|
||||
{
|
||||
struct ixgb_adapter *adapter = netdev_priv(netdev);
|
||||
int i;
|
||||
char *p = NULL;
|
||||
|
||||
ixgb_update_stats(adapter);
|
||||
for (i = 0; i < IXGB_STATS_LEN; i++) {
|
||||
switch (ixgb_gstrings_stats[i].type) {
|
||||
case NETDEV_STATS:
|
||||
p = (char *) netdev +
|
||||
ixgb_gstrings_stats[i].stat_offset;
|
||||
break;
|
||||
case IXGB_STATS:
|
||||
p = (char *) adapter +
|
||||
ixgb_gstrings_stats[i].stat_offset;
|
||||
break;
|
||||
}
|
||||
|
||||
data[i] = (ixgb_gstrings_stats[i].sizeof_stat ==
|
||||
sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
ixgb_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
|
||||
{
|
||||
int i;
|
||||
|
||||
switch(stringset) {
|
||||
case ETH_SS_STATS:
|
||||
for (i = 0; i < IXGB_STATS_LEN; i++) {
|
||||
memcpy(data + i * ETH_GSTRING_LEN,
|
||||
ixgb_gstrings_stats[i].stat_string,
|
||||
ETH_GSTRING_LEN);
|
||||
}
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static const struct ethtool_ops ixgb_ethtool_ops = {
|
||||
.get_drvinfo = ixgb_get_drvinfo,
|
||||
.get_regs_len = ixgb_get_regs_len,
|
||||
.get_regs = ixgb_get_regs,
|
||||
.get_link = ethtool_op_get_link,
|
||||
.get_eeprom_len = ixgb_get_eeprom_len,
|
||||
.get_eeprom = ixgb_get_eeprom,
|
||||
.set_eeprom = ixgb_set_eeprom,
|
||||
.get_ringparam = ixgb_get_ringparam,
|
||||
.set_ringparam = ixgb_set_ringparam,
|
||||
.get_pauseparam = ixgb_get_pauseparam,
|
||||
.set_pauseparam = ixgb_set_pauseparam,
|
||||
.get_msglevel = ixgb_get_msglevel,
|
||||
.set_msglevel = ixgb_set_msglevel,
|
||||
.get_strings = ixgb_get_strings,
|
||||
.set_phys_id = ixgb_set_phys_id,
|
||||
.get_sset_count = ixgb_get_sset_count,
|
||||
.get_ethtool_stats = ixgb_get_ethtool_stats,
|
||||
.get_link_ksettings = ixgb_get_link_ksettings,
|
||||
.set_link_ksettings = ixgb_set_link_ksettings,
|
||||
};
|
||||
|
||||
void ixgb_set_ethtool_ops(struct net_device *netdev)
|
||||
{
|
||||
netdev->ethtool_ops = &ixgb_ethtool_ops;
|
||||
}
|
||||
File diff suppressed because it is too large
Load Diff
@ -1,767 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#ifndef _IXGB_HW_H_
|
||||
#define _IXGB_HW_H_
|
||||
|
||||
#include <linux/mdio.h>
|
||||
|
||||
#include "ixgb_osdep.h"
|
||||
|
||||
/* Enums */
|
||||
typedef enum {
|
||||
ixgb_mac_unknown = 0,
|
||||
ixgb_82597,
|
||||
ixgb_num_macs
|
||||
} ixgb_mac_type;
|
||||
|
||||
/* Types of physical layer modules */
|
||||
typedef enum {
|
||||
ixgb_phy_type_unknown = 0,
|
||||
ixgb_phy_type_g6005, /* 850nm, MM fiber, XPAK transceiver */
|
||||
ixgb_phy_type_g6104, /* 1310nm, SM fiber, XPAK transceiver */
|
||||
ixgb_phy_type_txn17201, /* 850nm, MM fiber, XPAK transceiver */
|
||||
ixgb_phy_type_txn17401, /* 1310nm, SM fiber, XENPAK transceiver */
|
||||
ixgb_phy_type_bcm /* SUN specific board */
|
||||
} ixgb_phy_type;
|
||||
|
||||
/* XPAK transceiver vendors, for the SR adapters */
|
||||
typedef enum {
|
||||
ixgb_xpak_vendor_intel,
|
||||
ixgb_xpak_vendor_infineon
|
||||
} ixgb_xpak_vendor;
|
||||
|
||||
/* Media Types */
|
||||
typedef enum {
|
||||
ixgb_media_type_unknown = 0,
|
||||
ixgb_media_type_fiber = 1,
|
||||
ixgb_media_type_copper = 2,
|
||||
ixgb_num_media_types
|
||||
} ixgb_media_type;
|
||||
|
||||
/* Flow Control Settings */
|
||||
typedef enum {
|
||||
ixgb_fc_none = 0,
|
||||
ixgb_fc_rx_pause = 1,
|
||||
ixgb_fc_tx_pause = 2,
|
||||
ixgb_fc_full = 3,
|
||||
ixgb_fc_default = 0xFF
|
||||
} ixgb_fc_type;
|
||||
|
||||
/* PCI bus types */
|
||||
typedef enum {
|
||||
ixgb_bus_type_unknown = 0,
|
||||
ixgb_bus_type_pci,
|
||||
ixgb_bus_type_pcix
|
||||
} ixgb_bus_type;
|
||||
|
||||
/* PCI bus speeds */
|
||||
typedef enum {
|
||||
ixgb_bus_speed_unknown = 0,
|
||||
ixgb_bus_speed_33,
|
||||
ixgb_bus_speed_66,
|
||||
ixgb_bus_speed_100,
|
||||
ixgb_bus_speed_133,
|
||||
ixgb_bus_speed_reserved
|
||||
} ixgb_bus_speed;
|
||||
|
||||
/* PCI bus widths */
|
||||
typedef enum {
|
||||
ixgb_bus_width_unknown = 0,
|
||||
ixgb_bus_width_32,
|
||||
ixgb_bus_width_64
|
||||
} ixgb_bus_width;
|
||||
|
||||
#define IXGB_EEPROM_SIZE 64 /* Size in words */
|
||||
|
||||
#define SPEED_10000 10000
|
||||
#define FULL_DUPLEX 2
|
||||
|
||||
#define MIN_NUMBER_OF_DESCRIPTORS 8
|
||||
#define MAX_NUMBER_OF_DESCRIPTORS 0xFFF8 /* 13 bits in RDLEN/TDLEN, 128B aligned */
|
||||
|
||||
#define IXGB_DELAY_BEFORE_RESET 10 /* allow 10ms after idling rx/tx units */
|
||||
#define IXGB_DELAY_AFTER_RESET 1 /* allow 1ms after the reset */
|
||||
#define IXGB_DELAY_AFTER_EE_RESET 10 /* allow 10ms after the EEPROM reset */
|
||||
|
||||
#define IXGB_DELAY_USECS_AFTER_LINK_RESET 13 /* allow 13 microseconds after the reset */
|
||||
/* NOTE: this is MICROSECONDS */
|
||||
#define MAX_RESET_ITERATIONS 8 /* number of iterations to get things right */
|
||||
|
||||
/* General Registers */
|
||||
#define IXGB_CTRL0 0x00000 /* Device Control Register 0 - RW */
|
||||
#define IXGB_CTRL1 0x00008 /* Device Control Register 1 - RW */
|
||||
#define IXGB_STATUS 0x00010 /* Device Status Register - RO */
|
||||
#define IXGB_EECD 0x00018 /* EEPROM/Flash Control/Data Register - RW */
|
||||
#define IXGB_MFS 0x00020 /* Maximum Frame Size - RW */
|
||||
|
||||
/* Interrupt */
|
||||
#define IXGB_ICR 0x00080 /* Interrupt Cause Read - R/clr */
|
||||
#define IXGB_ICS 0x00088 /* Interrupt Cause Set - RW */
|
||||
#define IXGB_IMS 0x00090 /* Interrupt Mask Set/Read - RW */
|
||||
#define IXGB_IMC 0x00098 /* Interrupt Mask Clear - WO */
|
||||
|
||||
/* Receive */
|
||||
#define IXGB_RCTL 0x00100 /* RX Control - RW */
|
||||
#define IXGB_FCRTL 0x00108 /* Flow Control Receive Threshold Low - RW */
|
||||
#define IXGB_FCRTH 0x00110 /* Flow Control Receive Threshold High - RW */
|
||||
#define IXGB_RDBAL 0x00118 /* RX Descriptor Base Low - RW */
|
||||
#define IXGB_RDBAH 0x0011C /* RX Descriptor Base High - RW */
|
||||
#define IXGB_RDLEN 0x00120 /* RX Descriptor Length - RW */
|
||||
#define IXGB_RDH 0x00128 /* RX Descriptor Head - RW */
|
||||
#define IXGB_RDT 0x00130 /* RX Descriptor Tail - RW */
|
||||
#define IXGB_RDTR 0x00138 /* RX Delay Timer Ring - RW */
|
||||
#define IXGB_RXDCTL 0x00140 /* Receive Descriptor Control - RW */
|
||||
#define IXGB_RAIDC 0x00148 /* Receive Adaptive Interrupt Delay Control - RW */
|
||||
#define IXGB_RXCSUM 0x00158 /* Receive Checksum Control - RW */
|
||||
#define IXGB_RA 0x00180 /* Receive Address Array Base - RW */
|
||||
#define IXGB_RAL 0x00180 /* Receive Address Low [0:15] - RW */
|
||||
#define IXGB_RAH 0x00184 /* Receive Address High [0:15] - RW */
|
||||
#define IXGB_MTA 0x00200 /* Multicast Table Array [0:127] - RW */
|
||||
#define IXGB_VFTA 0x00400 /* VLAN Filter Table Array [0:127] - RW */
|
||||
#define IXGB_REQ_RX_DESCRIPTOR_MULTIPLE 8
|
||||
|
||||
/* Transmit */
|
||||
#define IXGB_TCTL 0x00600 /* TX Control - RW */
|
||||
#define IXGB_TDBAL 0x00608 /* TX Descriptor Base Low - RW */
|
||||
#define IXGB_TDBAH 0x0060C /* TX Descriptor Base High - RW */
|
||||
#define IXGB_TDLEN 0x00610 /* TX Descriptor Length - RW */
|
||||
#define IXGB_TDH 0x00618 /* TX Descriptor Head - RW */
|
||||
#define IXGB_TDT 0x00620 /* TX Descriptor Tail - RW */
|
||||
#define IXGB_TIDV 0x00628 /* TX Interrupt Delay Value - RW */
|
||||
#define IXGB_TXDCTL 0x00630 /* Transmit Descriptor Control - RW */
|
||||
#define IXGB_TSPMT 0x00638 /* TCP Segmentation PAD & Min Threshold - RW */
|
||||
#define IXGB_PAP 0x00640 /* Pause and Pace - RW */
|
||||
#define IXGB_REQ_TX_DESCRIPTOR_MULTIPLE 8
|
||||
|
||||
/* Physical */
|
||||
#define IXGB_PCSC1 0x00700 /* PCS Control 1 - RW */
|
||||
#define IXGB_PCSC2 0x00708 /* PCS Control 2 - RW */
|
||||
#define IXGB_PCSS1 0x00710 /* PCS Status 1 - RO */
|
||||
#define IXGB_PCSS2 0x00718 /* PCS Status 2 - RO */
|
||||
#define IXGB_XPCSS 0x00720 /* 10GBASE-X PCS Status (or XGXS Lane Status) - RO */
|
||||
#define IXGB_UCCR 0x00728 /* Unilink Circuit Control Register */
|
||||
#define IXGB_XPCSTC 0x00730 /* 10GBASE-X PCS Test Control */
|
||||
#define IXGB_MACA 0x00738 /* MDI Autoscan Command and Address - RW */
|
||||
#define IXGB_APAE 0x00740 /* Autoscan PHY Address Enable - RW */
|
||||
#define IXGB_ARD 0x00748 /* Autoscan Read Data - RO */
|
||||
#define IXGB_AIS 0x00750 /* Autoscan Interrupt Status - RO */
|
||||
#define IXGB_MSCA 0x00758 /* MDI Single Command and Address - RW */
|
||||
#define IXGB_MSRWD 0x00760 /* MDI Single Read and Write Data - RW, RO */
|
||||
|
||||
/* Wake-up */
|
||||
#define IXGB_WUFC 0x00808 /* Wake Up Filter Control - RW */
|
||||
#define IXGB_WUS 0x00810 /* Wake Up Status - RO */
|
||||
#define IXGB_FFLT 0x01000 /* Flexible Filter Length Table - RW */
|
||||
#define IXGB_FFMT 0x01020 /* Flexible Filter Mask Table - RW */
|
||||
#define IXGB_FTVT 0x01420 /* Flexible Filter Value Table - RW */
|
||||
|
||||
/* Statistics */
|
||||
#define IXGB_TPRL 0x02000 /* Total Packets Received (Low) */
|
||||
#define IXGB_TPRH 0x02004 /* Total Packets Received (High) */
|
||||
#define IXGB_GPRCL 0x02008 /* Good Packets Received Count (Low) */
|
||||
#define IXGB_GPRCH 0x0200C /* Good Packets Received Count (High) */
|
||||
#define IXGB_BPRCL 0x02010 /* Broadcast Packets Received Count (Low) */
|
||||
#define IXGB_BPRCH 0x02014 /* Broadcast Packets Received Count (High) */
|
||||
#define IXGB_MPRCL 0x02018 /* Multicast Packets Received Count (Low) */
|
||||
#define IXGB_MPRCH 0x0201C /* Multicast Packets Received Count (High) */
|
||||
#define IXGB_UPRCL 0x02020 /* Unicast Packets Received Count (Low) */
|
||||
#define IXGB_UPRCH 0x02024 /* Unicast Packets Received Count (High) */
|
||||
#define IXGB_VPRCL 0x02028 /* VLAN Packets Received Count (Low) */
|
||||
#define IXGB_VPRCH 0x0202C /* VLAN Packets Received Count (High) */
|
||||
#define IXGB_JPRCL 0x02030 /* Jumbo Packets Received Count (Low) */
|
||||
#define IXGB_JPRCH 0x02034 /* Jumbo Packets Received Count (High) */
|
||||
#define IXGB_GORCL 0x02038 /* Good Octets Received Count (Low) */
|
||||
#define IXGB_GORCH 0x0203C /* Good Octets Received Count (High) */
|
||||
#define IXGB_TORL 0x02040 /* Total Octets Received (Low) */
|
||||
#define IXGB_TORH 0x02044 /* Total Octets Received (High) */
|
||||
#define IXGB_RNBC 0x02048 /* Receive No Buffers Count */
|
||||
#define IXGB_RUC 0x02050 /* Receive Undersize Count */
|
||||
#define IXGB_ROC 0x02058 /* Receive Oversize Count */
|
||||
#define IXGB_RLEC 0x02060 /* Receive Length Error Count */
|
||||
#define IXGB_CRCERRS 0x02068 /* CRC Error Count */
|
||||
#define IXGB_ICBC 0x02070 /* Illegal control byte in mid-packet Count */
|
||||
#define IXGB_ECBC 0x02078 /* Error Control byte in mid-packet Count */
|
||||
#define IXGB_MPC 0x02080 /* Missed Packets Count */
|
||||
#define IXGB_TPTL 0x02100 /* Total Packets Transmitted (Low) */
|
||||
#define IXGB_TPTH 0x02104 /* Total Packets Transmitted (High) */
|
||||
#define IXGB_GPTCL 0x02108 /* Good Packets Transmitted Count (Low) */
|
||||
#define IXGB_GPTCH 0x0210C /* Good Packets Transmitted Count (High) */
|
||||
#define IXGB_BPTCL 0x02110 /* Broadcast Packets Transmitted Count (Low) */
|
||||
#define IXGB_BPTCH 0x02114 /* Broadcast Packets Transmitted Count (High) */
|
||||
#define IXGB_MPTCL 0x02118 /* Multicast Packets Transmitted Count (Low) */
|
||||
#define IXGB_MPTCH 0x0211C /* Multicast Packets Transmitted Count (High) */
|
||||
#define IXGB_UPTCL 0x02120 /* Unicast Packets Transmitted Count (Low) */
|
||||
#define IXGB_UPTCH 0x02124 /* Unicast Packets Transmitted Count (High) */
|
||||
#define IXGB_VPTCL 0x02128 /* VLAN Packets Transmitted Count (Low) */
|
||||
#define IXGB_VPTCH 0x0212C /* VLAN Packets Transmitted Count (High) */
|
||||
#define IXGB_JPTCL 0x02130 /* Jumbo Packets Transmitted Count (Low) */
|
||||
#define IXGB_JPTCH 0x02134 /* Jumbo Packets Transmitted Count (High) */
|
||||
#define IXGB_GOTCL 0x02138 /* Good Octets Transmitted Count (Low) */
|
||||
#define IXGB_GOTCH 0x0213C /* Good Octets Transmitted Count (High) */
|
||||
#define IXGB_TOTL 0x02140 /* Total Octets Transmitted Count (Low) */
|
||||
#define IXGB_TOTH 0x02144 /* Total Octets Transmitted Count (High) */
|
||||
#define IXGB_DC 0x02148 /* Defer Count */
|
||||
#define IXGB_PLT64C 0x02150 /* Packet Transmitted was less than 64 bytes Count */
|
||||
#define IXGB_TSCTC 0x02170 /* TCP Segmentation Context Transmitted Count */
|
||||
#define IXGB_TSCTFC 0x02178 /* TCP Segmentation Context Tx Fail Count */
|
||||
#define IXGB_IBIC 0x02180 /* Illegal byte during Idle stream count */
|
||||
#define IXGB_RFC 0x02188 /* Remote Fault Count */
|
||||
#define IXGB_LFC 0x02190 /* Local Fault Count */
|
||||
#define IXGB_PFRC 0x02198 /* Pause Frame Receive Count */
|
||||
#define IXGB_PFTC 0x021A0 /* Pause Frame Transmit Count */
|
||||
#define IXGB_MCFRC 0x021A8 /* MAC Control Frames (non-Pause) Received Count */
|
||||
#define IXGB_MCFTC 0x021B0 /* MAC Control Frames (non-Pause) Transmitted Count */
|
||||
#define IXGB_XONRXC 0x021B8 /* XON Received Count */
|
||||
#define IXGB_XONTXC 0x021C0 /* XON Transmitted Count */
|
||||
#define IXGB_XOFFRXC 0x021C8 /* XOFF Received Count */
|
||||
#define IXGB_XOFFTXC 0x021D0 /* XOFF Transmitted Count */
|
||||
#define IXGB_RJC 0x021D8 /* Receive Jabber Count */
|
||||
|
||||
/* CTRL0 Bit Masks */
|
||||
#define IXGB_CTRL0_LRST 0x00000008
|
||||
#define IXGB_CTRL0_JFE 0x00000010
|
||||
#define IXGB_CTRL0_XLE 0x00000020
|
||||
#define IXGB_CTRL0_MDCS 0x00000040
|
||||
#define IXGB_CTRL0_CMDC 0x00000080
|
||||
#define IXGB_CTRL0_SDP0 0x00040000
|
||||
#define IXGB_CTRL0_SDP1 0x00080000
|
||||
#define IXGB_CTRL0_SDP2 0x00100000
|
||||
#define IXGB_CTRL0_SDP3 0x00200000
|
||||
#define IXGB_CTRL0_SDP0_DIR 0x00400000
|
||||
#define IXGB_CTRL0_SDP1_DIR 0x00800000
|
||||
#define IXGB_CTRL0_SDP2_DIR 0x01000000
|
||||
#define IXGB_CTRL0_SDP3_DIR 0x02000000
|
||||
#define IXGB_CTRL0_RST 0x04000000
|
||||
#define IXGB_CTRL0_RPE 0x08000000
|
||||
#define IXGB_CTRL0_TPE 0x10000000
|
||||
#define IXGB_CTRL0_VME 0x40000000
|
||||
|
||||
/* CTRL1 Bit Masks */
|
||||
#define IXGB_CTRL1_GPI0_EN 0x00000001
|
||||
#define IXGB_CTRL1_GPI1_EN 0x00000002
|
||||
#define IXGB_CTRL1_GPI2_EN 0x00000004
|
||||
#define IXGB_CTRL1_GPI3_EN 0x00000008
|
||||
#define IXGB_CTRL1_SDP4 0x00000010
|
||||
#define IXGB_CTRL1_SDP5 0x00000020
|
||||
#define IXGB_CTRL1_SDP6 0x00000040
|
||||
#define IXGB_CTRL1_SDP7 0x00000080
|
||||
#define IXGB_CTRL1_SDP4_DIR 0x00000100
|
||||
#define IXGB_CTRL1_SDP5_DIR 0x00000200
|
||||
#define IXGB_CTRL1_SDP6_DIR 0x00000400
|
||||
#define IXGB_CTRL1_SDP7_DIR 0x00000800
|
||||
#define IXGB_CTRL1_EE_RST 0x00002000
|
||||
#define IXGB_CTRL1_RO_DIS 0x00020000
|
||||
#define IXGB_CTRL1_PCIXHM_MASK 0x00C00000
|
||||
#define IXGB_CTRL1_PCIXHM_1_2 0x00000000
|
||||
#define IXGB_CTRL1_PCIXHM_5_8 0x00400000
|
||||
#define IXGB_CTRL1_PCIXHM_3_4 0x00800000
|
||||
#define IXGB_CTRL1_PCIXHM_7_8 0x00C00000
|
||||
|
||||
/* STATUS Bit Masks */
|
||||
#define IXGB_STATUS_LU 0x00000002
|
||||
#define IXGB_STATUS_AIP 0x00000004
|
||||
#define IXGB_STATUS_TXOFF 0x00000010
|
||||
#define IXGB_STATUS_XAUIME 0x00000020
|
||||
#define IXGB_STATUS_RES 0x00000040
|
||||
#define IXGB_STATUS_RIS 0x00000080
|
||||
#define IXGB_STATUS_RIE 0x00000100
|
||||
#define IXGB_STATUS_RLF 0x00000200
|
||||
#define IXGB_STATUS_RRF 0x00000400
|
||||
#define IXGB_STATUS_PCI_SPD 0x00000800
|
||||
#define IXGB_STATUS_BUS64 0x00001000
|
||||
#define IXGB_STATUS_PCIX_MODE 0x00002000
|
||||
#define IXGB_STATUS_PCIX_SPD_MASK 0x0000C000
|
||||
#define IXGB_STATUS_PCIX_SPD_66 0x00000000
|
||||
#define IXGB_STATUS_PCIX_SPD_100 0x00004000
|
||||
#define IXGB_STATUS_PCIX_SPD_133 0x00008000
|
||||
#define IXGB_STATUS_REV_ID_MASK 0x000F0000
|
||||
#define IXGB_STATUS_REV_ID_SHIFT 16
|
||||
|
||||
/* EECD Bit Masks */
|
||||
#define IXGB_EECD_SK 0x00000001
|
||||
#define IXGB_EECD_CS 0x00000002
|
||||
#define IXGB_EECD_DI 0x00000004
|
||||
#define IXGB_EECD_DO 0x00000008
|
||||
#define IXGB_EECD_FWE_MASK 0x00000030
|
||||
#define IXGB_EECD_FWE_DIS 0x00000010
|
||||
#define IXGB_EECD_FWE_EN 0x00000020
|
||||
|
||||
/* MFS */
|
||||
#define IXGB_MFS_SHIFT 16
|
||||
|
||||
/* Interrupt Register Bit Masks (used for ICR, ICS, IMS, and IMC) */
|
||||
#define IXGB_INT_TXDW 0x00000001
|
||||
#define IXGB_INT_TXQE 0x00000002
|
||||
#define IXGB_INT_LSC 0x00000004
|
||||
#define IXGB_INT_RXSEQ 0x00000008
|
||||
#define IXGB_INT_RXDMT0 0x00000010
|
||||
#define IXGB_INT_RXO 0x00000040
|
||||
#define IXGB_INT_RXT0 0x00000080
|
||||
#define IXGB_INT_AUTOSCAN 0x00000200
|
||||
#define IXGB_INT_GPI0 0x00000800
|
||||
#define IXGB_INT_GPI1 0x00001000
|
||||
#define IXGB_INT_GPI2 0x00002000
|
||||
#define IXGB_INT_GPI3 0x00004000
|
||||
|
||||
/* RCTL Bit Masks */
|
||||
#define IXGB_RCTL_RXEN 0x00000002
|
||||
#define IXGB_RCTL_SBP 0x00000004
|
||||
#define IXGB_RCTL_UPE 0x00000008
|
||||
#define IXGB_RCTL_MPE 0x00000010
|
||||
#define IXGB_RCTL_RDMTS_MASK 0x00000300
|
||||
#define IXGB_RCTL_RDMTS_1_2 0x00000000
|
||||
#define IXGB_RCTL_RDMTS_1_4 0x00000100
|
||||
#define IXGB_RCTL_RDMTS_1_8 0x00000200
|
||||
#define IXGB_RCTL_MO_MASK 0x00003000
|
||||
#define IXGB_RCTL_MO_47_36 0x00000000
|
||||
#define IXGB_RCTL_MO_46_35 0x00001000
|
||||
#define IXGB_RCTL_MO_45_34 0x00002000
|
||||
#define IXGB_RCTL_MO_43_32 0x00003000
|
||||
#define IXGB_RCTL_MO_SHIFT 12
|
||||
#define IXGB_RCTL_BAM 0x00008000
|
||||
#define IXGB_RCTL_BSIZE_MASK 0x00030000
|
||||
#define IXGB_RCTL_BSIZE_2048 0x00000000
|
||||
#define IXGB_RCTL_BSIZE_4096 0x00010000
|
||||
#define IXGB_RCTL_BSIZE_8192 0x00020000
|
||||
#define IXGB_RCTL_BSIZE_16384 0x00030000
|
||||
#define IXGB_RCTL_VFE 0x00040000
|
||||
#define IXGB_RCTL_CFIEN 0x00080000
|
||||
#define IXGB_RCTL_CFI 0x00100000
|
||||
#define IXGB_RCTL_RPDA_MASK 0x00600000
|
||||
#define IXGB_RCTL_RPDA_MC_MAC 0x00000000
|
||||
#define IXGB_RCTL_MC_ONLY 0x00400000
|
||||
#define IXGB_RCTL_CFF 0x00800000
|
||||
#define IXGB_RCTL_SECRC 0x04000000
|
||||
#define IXGB_RDT_FPDB 0x80000000
|
||||
|
||||
#define IXGB_RCTL_IDLE_RX_UNIT 0
|
||||
|
||||
/* FCRTL Bit Masks */
|
||||
#define IXGB_FCRTL_XONE 0x80000000
|
||||
|
||||
/* RXDCTL Bit Masks */
|
||||
#define IXGB_RXDCTL_PTHRESH_MASK 0x000001FF
|
||||
#define IXGB_RXDCTL_PTHRESH_SHIFT 0
|
||||
#define IXGB_RXDCTL_HTHRESH_MASK 0x0003FE00
|
||||
#define IXGB_RXDCTL_HTHRESH_SHIFT 9
|
||||
#define IXGB_RXDCTL_WTHRESH_MASK 0x07FC0000
|
||||
#define IXGB_RXDCTL_WTHRESH_SHIFT 18
|
||||
|
||||
/* RAIDC Bit Masks */
|
||||
#define IXGB_RAIDC_HIGHTHRS_MASK 0x0000003F
|
||||
#define IXGB_RAIDC_DELAY_MASK 0x000FF800
|
||||
#define IXGB_RAIDC_DELAY_SHIFT 11
|
||||
#define IXGB_RAIDC_POLL_MASK 0x1FF00000
|
||||
#define IXGB_RAIDC_POLL_SHIFT 20
|
||||
#define IXGB_RAIDC_RXT_GATE 0x40000000
|
||||
#define IXGB_RAIDC_EN 0x80000000
|
||||
|
||||
#define IXGB_RAIDC_POLL_1000_INTERRUPTS_PER_SECOND 1220
|
||||
#define IXGB_RAIDC_POLL_5000_INTERRUPTS_PER_SECOND 244
|
||||
#define IXGB_RAIDC_POLL_10000_INTERRUPTS_PER_SECOND 122
|
||||
#define IXGB_RAIDC_POLL_20000_INTERRUPTS_PER_SECOND 61
|
||||
|
||||
/* RXCSUM Bit Masks */
|
||||
#define IXGB_RXCSUM_IPOFL 0x00000100
|
||||
#define IXGB_RXCSUM_TUOFL 0x00000200
|
||||
|
||||
/* RAH Bit Masks */
|
||||
#define IXGB_RAH_ASEL_MASK 0x00030000
|
||||
#define IXGB_RAH_ASEL_DEST 0x00000000
|
||||
#define IXGB_RAH_ASEL_SRC 0x00010000
|
||||
#define IXGB_RAH_AV 0x80000000
|
||||
|
||||
/* TCTL Bit Masks */
|
||||
#define IXGB_TCTL_TCE 0x00000001
|
||||
#define IXGB_TCTL_TXEN 0x00000002
|
||||
#define IXGB_TCTL_TPDE 0x00000004
|
||||
|
||||
#define IXGB_TCTL_IDLE_TX_UNIT 0
|
||||
|
||||
/* TXDCTL Bit Masks */
|
||||
#define IXGB_TXDCTL_PTHRESH_MASK 0x0000007F
|
||||
#define IXGB_TXDCTL_HTHRESH_MASK 0x00007F00
|
||||
#define IXGB_TXDCTL_HTHRESH_SHIFT 8
|
||||
#define IXGB_TXDCTL_WTHRESH_MASK 0x007F0000
|
||||
#define IXGB_TXDCTL_WTHRESH_SHIFT 16
|
||||
|
||||
/* TSPMT Bit Masks */
|
||||
#define IXGB_TSPMT_TSMT_MASK 0x0000FFFF
|
||||
#define IXGB_TSPMT_TSPBP_MASK 0xFFFF0000
|
||||
#define IXGB_TSPMT_TSPBP_SHIFT 16
|
||||
|
||||
/* PAP Bit Masks */
|
||||
#define IXGB_PAP_TXPC_MASK 0x0000FFFF
|
||||
#define IXGB_PAP_TXPV_MASK 0x000F0000
|
||||
#define IXGB_PAP_TXPV_10G 0x00000000
|
||||
#define IXGB_PAP_TXPV_1G 0x00010000
|
||||
#define IXGB_PAP_TXPV_2G 0x00020000
|
||||
#define IXGB_PAP_TXPV_3G 0x00030000
|
||||
#define IXGB_PAP_TXPV_4G 0x00040000
|
||||
#define IXGB_PAP_TXPV_5G 0x00050000
|
||||
#define IXGB_PAP_TXPV_6G 0x00060000
|
||||
#define IXGB_PAP_TXPV_7G 0x00070000
|
||||
#define IXGB_PAP_TXPV_8G 0x00080000
|
||||
#define IXGB_PAP_TXPV_9G 0x00090000
|
||||
#define IXGB_PAP_TXPV_WAN 0x000F0000
|
||||
|
||||
/* PCSC1 Bit Masks */
|
||||
#define IXGB_PCSC1_LOOPBACK 0x00004000
|
||||
|
||||
/* PCSC2 Bit Masks */
|
||||
#define IXGB_PCSC2_PCS_TYPE_MASK 0x00000003
|
||||
#define IXGB_PCSC2_PCS_TYPE_10GBX 0x00000001
|
||||
|
||||
/* PCSS1 Bit Masks */
|
||||
#define IXGB_PCSS1_LOCAL_FAULT 0x00000080
|
||||
#define IXGB_PCSS1_RX_LINK_STATUS 0x00000004
|
||||
|
||||
/* PCSS2 Bit Masks */
|
||||
#define IXGB_PCSS2_DEV_PRES_MASK 0x0000C000
|
||||
#define IXGB_PCSS2_DEV_PRES 0x00004000
|
||||
#define IXGB_PCSS2_TX_LF 0x00000800
|
||||
#define IXGB_PCSS2_RX_LF 0x00000400
|
||||
#define IXGB_PCSS2_10GBW 0x00000004
|
||||
#define IXGB_PCSS2_10GBX 0x00000002
|
||||
#define IXGB_PCSS2_10GBR 0x00000001
|
||||
|
||||
/* XPCSS Bit Masks */
|
||||
#define IXGB_XPCSS_ALIGN_STATUS 0x00001000
|
||||
#define IXGB_XPCSS_PATTERN_TEST 0x00000800
|
||||
#define IXGB_XPCSS_LANE_3_SYNC 0x00000008
|
||||
#define IXGB_XPCSS_LANE_2_SYNC 0x00000004
|
||||
#define IXGB_XPCSS_LANE_1_SYNC 0x00000002
|
||||
#define IXGB_XPCSS_LANE_0_SYNC 0x00000001
|
||||
|
||||
/* XPCSTC Bit Masks */
|
||||
#define IXGB_XPCSTC_BERT_TRIG 0x00200000
|
||||
#define IXGB_XPCSTC_BERT_SST 0x00100000
|
||||
#define IXGB_XPCSTC_BERT_PSZ_MASK 0x000C0000
|
||||
#define IXGB_XPCSTC_BERT_PSZ_SHIFT 17
|
||||
#define IXGB_XPCSTC_BERT_PSZ_INF 0x00000003
|
||||
#define IXGB_XPCSTC_BERT_PSZ_68 0x00000001
|
||||
#define IXGB_XPCSTC_BERT_PSZ_1028 0x00000000
|
||||
|
||||
/* MSCA bit Masks */
|
||||
/* New Protocol Address */
|
||||
#define IXGB_MSCA_NP_ADDR_MASK 0x0000FFFF
|
||||
#define IXGB_MSCA_NP_ADDR_SHIFT 0
|
||||
/* Either Device Type or Register Address,depending on ST_CODE */
|
||||
#define IXGB_MSCA_DEV_TYPE_MASK 0x001F0000
|
||||
#define IXGB_MSCA_DEV_TYPE_SHIFT 16
|
||||
#define IXGB_MSCA_PHY_ADDR_MASK 0x03E00000
|
||||
#define IXGB_MSCA_PHY_ADDR_SHIFT 21
|
||||
#define IXGB_MSCA_OP_CODE_MASK 0x0C000000
|
||||
/* OP_CODE == 00, Address cycle, New Protocol */
|
||||
/* OP_CODE == 01, Write operation */
|
||||
/* OP_CODE == 10, Read operation */
|
||||
/* OP_CODE == 11, Read, auto increment, New Protocol */
|
||||
#define IXGB_MSCA_ADDR_CYCLE 0x00000000
|
||||
#define IXGB_MSCA_WRITE 0x04000000
|
||||
#define IXGB_MSCA_READ 0x08000000
|
||||
#define IXGB_MSCA_READ_AUTOINC 0x0C000000
|
||||
#define IXGB_MSCA_OP_CODE_SHIFT 26
|
||||
#define IXGB_MSCA_ST_CODE_MASK 0x30000000
|
||||
/* ST_CODE == 00, New Protocol */
|
||||
/* ST_CODE == 01, Old Protocol */
|
||||
#define IXGB_MSCA_NEW_PROTOCOL 0x00000000
|
||||
#define IXGB_MSCA_OLD_PROTOCOL 0x10000000
|
||||
#define IXGB_MSCA_ST_CODE_SHIFT 28
|
||||
/* Initiate command, self-clearing when command completes */
|
||||
#define IXGB_MSCA_MDI_COMMAND 0x40000000
|
||||
/*MDI In Progress Enable. */
|
||||
#define IXGB_MSCA_MDI_IN_PROG_EN 0x80000000
|
||||
|
||||
/* MSRWD bit masks */
|
||||
#define IXGB_MSRWD_WRITE_DATA_MASK 0x0000FFFF
|
||||
#define IXGB_MSRWD_WRITE_DATA_SHIFT 0
|
||||
#define IXGB_MSRWD_READ_DATA_MASK 0xFFFF0000
|
||||
#define IXGB_MSRWD_READ_DATA_SHIFT 16
|
||||
|
||||
/* Definitions for the optics devices on the MDIO bus. */
|
||||
#define IXGB_PHY_ADDRESS 0x0 /* Single PHY, multiple "Devices" */
|
||||
|
||||
#define MDIO_PMA_PMD_XPAK_VENDOR_NAME 0x803A /* XPAK/XENPAK devices only */
|
||||
|
||||
/* Vendor-specific MDIO registers */
|
||||
#define G6XXX_PMA_PMD_VS1 0xC001 /* Vendor-specific register */
|
||||
#define G6XXX_XGXS_XAUI_VS2 0x18 /* Vendor-specific register */
|
||||
|
||||
#define G6XXX_PMA_PMD_VS1_PLL_RESET 0x80
|
||||
#define G6XXX_PMA_PMD_VS1_REMOVE_PLL_RESET 0x00
|
||||
#define G6XXX_XGXS_XAUI_VS2_INPUT_MASK 0x0F /* XAUI lanes synchronized */
|
||||
|
||||
/* Layout of a single receive descriptor. The controller assumes that this
|
||||
* structure is packed into 16 bytes, which is a safe assumption with most
|
||||
* compilers. However, some compilers may insert padding between the fields,
|
||||
* in which case the structure must be packed in some compiler-specific
|
||||
* manner. */
|
||||
struct ixgb_rx_desc {
|
||||
__le64 buff_addr;
|
||||
__le16 length;
|
||||
__le16 reserved;
|
||||
u8 status;
|
||||
u8 errors;
|
||||
__le16 special;
|
||||
};
|
||||
|
||||
#define IXGB_RX_DESC_STATUS_DD 0x01
|
||||
#define IXGB_RX_DESC_STATUS_EOP 0x02
|
||||
#define IXGB_RX_DESC_STATUS_IXSM 0x04
|
||||
#define IXGB_RX_DESC_STATUS_VP 0x08
|
||||
#define IXGB_RX_DESC_STATUS_TCPCS 0x20
|
||||
#define IXGB_RX_DESC_STATUS_IPCS 0x40
|
||||
#define IXGB_RX_DESC_STATUS_PIF 0x80
|
||||
|
||||
#define IXGB_RX_DESC_ERRORS_CE 0x01
|
||||
#define IXGB_RX_DESC_ERRORS_SE 0x02
|
||||
#define IXGB_RX_DESC_ERRORS_P 0x08
|
||||
#define IXGB_RX_DESC_ERRORS_TCPE 0x20
|
||||
#define IXGB_RX_DESC_ERRORS_IPE 0x40
|
||||
#define IXGB_RX_DESC_ERRORS_RXE 0x80
|
||||
|
||||
#define IXGB_RX_DESC_SPECIAL_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
|
||||
#define IXGB_RX_DESC_SPECIAL_PRI_MASK 0xE000 /* Priority is in upper 3 bits */
|
||||
#define IXGB_RX_DESC_SPECIAL_PRI_SHIFT 0x000D /* Priority is in upper 3 of 16 */
|
||||
|
||||
/* Layout of a single transmit descriptor. The controller assumes that this
|
||||
* structure is packed into 16 bytes, which is a safe assumption with most
|
||||
* compilers. However, some compilers may insert padding between the fields,
|
||||
* in which case the structure must be packed in some compiler-specific
|
||||
* manner. */
|
||||
struct ixgb_tx_desc {
|
||||
__le64 buff_addr;
|
||||
__le32 cmd_type_len;
|
||||
u8 status;
|
||||
u8 popts;
|
||||
__le16 vlan;
|
||||
};
|
||||
|
||||
#define IXGB_TX_DESC_LENGTH_MASK 0x000FFFFF
|
||||
#define IXGB_TX_DESC_TYPE_MASK 0x00F00000
|
||||
#define IXGB_TX_DESC_TYPE_SHIFT 20
|
||||
#define IXGB_TX_DESC_CMD_MASK 0xFF000000
|
||||
#define IXGB_TX_DESC_CMD_SHIFT 24
|
||||
#define IXGB_TX_DESC_CMD_EOP 0x01000000
|
||||
#define IXGB_TX_DESC_CMD_TSE 0x04000000
|
||||
#define IXGB_TX_DESC_CMD_RS 0x08000000
|
||||
#define IXGB_TX_DESC_CMD_VLE 0x40000000
|
||||
#define IXGB_TX_DESC_CMD_IDE 0x80000000
|
||||
|
||||
#define IXGB_TX_DESC_TYPE 0x00100000
|
||||
|
||||
#define IXGB_TX_DESC_STATUS_DD 0x01
|
||||
|
||||
#define IXGB_TX_DESC_POPTS_IXSM 0x01
|
||||
#define IXGB_TX_DESC_POPTS_TXSM 0x02
|
||||
#define IXGB_TX_DESC_SPECIAL_PRI_SHIFT IXGB_RX_DESC_SPECIAL_PRI_SHIFT /* Priority is in upper 3 of 16 */
|
||||
|
||||
struct ixgb_context_desc {
|
||||
u8 ipcss;
|
||||
u8 ipcso;
|
||||
__le16 ipcse;
|
||||
u8 tucss;
|
||||
u8 tucso;
|
||||
__le16 tucse;
|
||||
__le32 cmd_type_len;
|
||||
u8 status;
|
||||
u8 hdr_len;
|
||||
__le16 mss;
|
||||
};
|
||||
|
||||
#define IXGB_CONTEXT_DESC_CMD_TCP 0x01000000
|
||||
#define IXGB_CONTEXT_DESC_CMD_IP 0x02000000
|
||||
#define IXGB_CONTEXT_DESC_CMD_TSE 0x04000000
|
||||
#define IXGB_CONTEXT_DESC_CMD_RS 0x08000000
|
||||
#define IXGB_CONTEXT_DESC_CMD_IDE 0x80000000
|
||||
|
||||
#define IXGB_CONTEXT_DESC_TYPE 0x00000000
|
||||
|
||||
#define IXGB_CONTEXT_DESC_STATUS_DD 0x01
|
||||
|
||||
/* Filters */
|
||||
#define IXGB_MC_TBL_SIZE 128 /* Multicast Filter Table (4096 bits) */
|
||||
#define IXGB_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */
|
||||
#define IXGB_RAR_ENTRIES 3 /* Number of entries in Rx Address array */
|
||||
|
||||
#define IXGB_MEMORY_REGISTER_BASE_ADDRESS 0
|
||||
#define ENET_HEADER_SIZE 14
|
||||
#define ENET_FCS_LENGTH 4
|
||||
#define IXGB_MAX_NUM_MULTICAST_ADDRESSES 128
|
||||
#define IXGB_MIN_ENET_FRAME_SIZE_WITHOUT_FCS 60
|
||||
#define IXGB_MAX_ENET_FRAME_SIZE_WITHOUT_FCS 1514
|
||||
#define IXGB_MAX_JUMBO_FRAME_SIZE 0x3F00
|
||||
|
||||
/* Phy Addresses */
|
||||
#define IXGB_OPTICAL_PHY_ADDR 0x0 /* Optical Module phy address */
|
||||
#define IXGB_XAUII_PHY_ADDR 0x1 /* Xauii transceiver phy address */
|
||||
#define IXGB_DIAG_PHY_ADDR 0x1F /* Diagnostic Device phy address */
|
||||
|
||||
/* This structure takes a 64k flash and maps it for identification commands */
|
||||
struct ixgb_flash_buffer {
|
||||
u8 manufacturer_id;
|
||||
u8 device_id;
|
||||
u8 filler1[0x2AA8];
|
||||
u8 cmd2;
|
||||
u8 filler2[0x2AAA];
|
||||
u8 cmd1;
|
||||
u8 filler3[0xAAAA];
|
||||
};
|
||||
|
||||
/* Flow control parameters */
|
||||
struct ixgb_fc {
|
||||
u32 high_water; /* Flow Control High-water */
|
||||
u32 low_water; /* Flow Control Low-water */
|
||||
u16 pause_time; /* Flow Control Pause timer */
|
||||
bool send_xon; /* Flow control send XON */
|
||||
ixgb_fc_type type; /* Type of flow control */
|
||||
};
|
||||
|
||||
/* The historical defaults for the flow control values are given below. */
|
||||
#define FC_DEFAULT_HI_THRESH (0x8000) /* 32KB */
|
||||
#define FC_DEFAULT_LO_THRESH (0x4000) /* 16KB */
|
||||
#define FC_DEFAULT_TX_TIMER (0x100) /* ~130 us */
|
||||
|
||||
/* Phy definitions */
|
||||
#define IXGB_MAX_PHY_REG_ADDRESS 0xFFFF
|
||||
#define IXGB_MAX_PHY_ADDRESS 31
|
||||
#define IXGB_MAX_PHY_DEV_TYPE 31
|
||||
|
||||
/* Bus parameters */
|
||||
struct ixgb_bus {
|
||||
ixgb_bus_speed speed;
|
||||
ixgb_bus_width width;
|
||||
ixgb_bus_type type;
|
||||
};
|
||||
|
||||
struct ixgb_hw {
|
||||
u8 __iomem *hw_addr;/* Base Address of the hardware */
|
||||
void *back; /* Pointer to OS-dependent struct */
|
||||
struct ixgb_fc fc; /* Flow control parameters */
|
||||
struct ixgb_bus bus; /* Bus parameters */
|
||||
u32 phy_id; /* Phy Identifier */
|
||||
u32 phy_addr; /* XGMII address of Phy */
|
||||
ixgb_mac_type mac_type; /* Identifier for MAC controller */
|
||||
ixgb_phy_type phy_type; /* Transceiver/phy identifier */
|
||||
u32 max_frame_size; /* Maximum frame size supported */
|
||||
u32 mc_filter_type; /* Multicast filter hash type */
|
||||
u32 num_mc_addrs; /* Number of current Multicast addrs */
|
||||
u8 curr_mac_addr[ETH_ALEN]; /* Individual address currently programmed in MAC */
|
||||
u32 num_tx_desc; /* Number of Transmit descriptors */
|
||||
u32 num_rx_desc; /* Number of Receive descriptors */
|
||||
u32 rx_buffer_size; /* Size of Receive buffer */
|
||||
bool link_up; /* true if link is valid */
|
||||
bool adapter_stopped; /* State of adapter */
|
||||
u16 device_id; /* device id from PCI configuration space */
|
||||
u16 vendor_id; /* vendor id from PCI configuration space */
|
||||
u8 revision_id; /* revision id from PCI configuration space */
|
||||
u16 subsystem_vendor_id; /* subsystem vendor id from PCI configuration space */
|
||||
u16 subsystem_id; /* subsystem id from PCI configuration space */
|
||||
u32 bar0; /* Base Address registers */
|
||||
u32 bar1;
|
||||
u32 bar2;
|
||||
u32 bar3;
|
||||
u16 pci_cmd_word; /* PCI command register id from PCI configuration space */
|
||||
__le16 eeprom[IXGB_EEPROM_SIZE]; /* EEPROM contents read at init time */
|
||||
unsigned long io_base; /* Our I/O mapped location */
|
||||
u32 lastLFC;
|
||||
u32 lastRFC;
|
||||
};
|
||||
|
||||
/* Statistics reported by the hardware */
|
||||
struct ixgb_hw_stats {
|
||||
u64 tprl;
|
||||
u64 tprh;
|
||||
u64 gprcl;
|
||||
u64 gprch;
|
||||
u64 bprcl;
|
||||
u64 bprch;
|
||||
u64 mprcl;
|
||||
u64 mprch;
|
||||
u64 uprcl;
|
||||
u64 uprch;
|
||||
u64 vprcl;
|
||||
u64 vprch;
|
||||
u64 jprcl;
|
||||
u64 jprch;
|
||||
u64 gorcl;
|
||||
u64 gorch;
|
||||
u64 torl;
|
||||
u64 torh;
|
||||
u64 rnbc;
|
||||
u64 ruc;
|
||||
u64 roc;
|
||||
u64 rlec;
|
||||
u64 crcerrs;
|
||||
u64 icbc;
|
||||
u64 ecbc;
|
||||
u64 mpc;
|
||||
u64 tptl;
|
||||
u64 tpth;
|
||||
u64 gptcl;
|
||||
u64 gptch;
|
||||
u64 bptcl;
|
||||
u64 bptch;
|
||||
u64 mptcl;
|
||||
u64 mptch;
|
||||
u64 uptcl;
|
||||
u64 uptch;
|
||||
u64 vptcl;
|
||||
u64 vptch;
|
||||
u64 jptcl;
|
||||
u64 jptch;
|
||||
u64 gotcl;
|
||||
u64 gotch;
|
||||
u64 totl;
|
||||
u64 toth;
|
||||
u64 dc;
|
||||
u64 plt64c;
|
||||
u64 tsctc;
|
||||
u64 tsctfc;
|
||||
u64 ibic;
|
||||
u64 rfc;
|
||||
u64 lfc;
|
||||
u64 pfrc;
|
||||
u64 pftc;
|
||||
u64 mcfrc;
|
||||
u64 mcftc;
|
||||
u64 xonrxc;
|
||||
u64 xontxc;
|
||||
u64 xoffrxc;
|
||||
u64 xofftxc;
|
||||
u64 rjc;
|
||||
};
|
||||
|
||||
/* Function Prototypes */
|
||||
bool ixgb_adapter_stop(struct ixgb_hw *hw);
|
||||
bool ixgb_init_hw(struct ixgb_hw *hw);
|
||||
bool ixgb_adapter_start(struct ixgb_hw *hw);
|
||||
void ixgb_check_for_link(struct ixgb_hw *hw);
|
||||
bool ixgb_check_for_bad_link(struct ixgb_hw *hw);
|
||||
|
||||
void ixgb_rar_set(struct ixgb_hw *hw, const u8 *addr, u32 index);
|
||||
|
||||
/* Filters (multicast, vlan, receive) */
|
||||
void ixgb_mc_addr_list_update(struct ixgb_hw *hw, u8 *mc_addr_list,
|
||||
u32 mc_addr_count, u32 pad);
|
||||
|
||||
/* Vfta functions */
|
||||
void ixgb_write_vfta(struct ixgb_hw *hw, u32 offset, u32 value);
|
||||
|
||||
/* Access functions to eeprom data */
|
||||
void ixgb_get_ee_mac_addr(struct ixgb_hw *hw, u8 *mac_addr);
|
||||
u32 ixgb_get_ee_pba_number(struct ixgb_hw *hw);
|
||||
u16 ixgb_get_ee_device_id(struct ixgb_hw *hw);
|
||||
bool ixgb_get_eeprom_data(struct ixgb_hw *hw);
|
||||
__le16 ixgb_get_eeprom_word(struct ixgb_hw *hw, u16 index);
|
||||
|
||||
/* Everything else */
|
||||
void ixgb_led_on(struct ixgb_hw *hw);
|
||||
void ixgb_led_off(struct ixgb_hw *hw);
|
||||
void ixgb_write_pci_cfg(struct ixgb_hw *hw,
|
||||
u32 reg,
|
||||
u16 * value);
|
||||
|
||||
|
||||
#endif /* _IXGB_HW_H_ */
|
||||
@ -1,23 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#ifndef _IXGB_IDS_H_
|
||||
#define _IXGB_IDS_H_
|
||||
|
||||
/**********************************************************************
|
||||
** The Device and Vendor IDs for 10 Gigabit MACs
|
||||
**********************************************************************/
|
||||
|
||||
#define IXGB_DEVICE_ID_82597EX 0x1048
|
||||
#define IXGB_DEVICE_ID_82597EX_SR 0x1A48
|
||||
#define IXGB_DEVICE_ID_82597EX_LR 0x1B48
|
||||
#define IXGB_SUBDEVICE_ID_A11F 0xA11F
|
||||
#define IXGB_SUBDEVICE_ID_A01F 0xA01F
|
||||
|
||||
#define IXGB_DEVICE_ID_82597EX_CX4 0x109E
|
||||
#define IXGB_SUBDEVICE_ID_A00C 0xA00C
|
||||
#define IXGB_SUBDEVICE_ID_A01C 0xA01C
|
||||
#define IXGB_SUBDEVICE_ID_7036 0x7036
|
||||
|
||||
#endif /* #ifndef _IXGB_IDS_H_ */
|
||||
/* End of File */
|
||||
File diff suppressed because it is too large
Load Diff
@ -1,39 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
/* glue for the OS independent part of ixgb
|
||||
* includes register access macros
|
||||
*/
|
||||
|
||||
#ifndef _IXGB_OSDEP_H_
|
||||
#define _IXGB_OSDEP_H_
|
||||
|
||||
#include <linux/types.h>
|
||||
#include <linux/delay.h>
|
||||
#include <asm/io.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/sched.h>
|
||||
#include <linux/if_ether.h>
|
||||
|
||||
#undef ASSERT
|
||||
#define ASSERT(x) BUG_ON(!(x))
|
||||
|
||||
#define ENTER() pr_debug("%s\n", __func__);
|
||||
|
||||
#define IXGB_WRITE_REG(a, reg, value) ( \
|
||||
writel((value), ((a)->hw_addr + IXGB_##reg)))
|
||||
|
||||
#define IXGB_READ_REG(a, reg) ( \
|
||||
readl((a)->hw_addr + IXGB_##reg))
|
||||
|
||||
#define IXGB_WRITE_REG_ARRAY(a, reg, offset, value) ( \
|
||||
writel((value), ((a)->hw_addr + IXGB_##reg + ((offset) << 2))))
|
||||
|
||||
#define IXGB_READ_REG_ARRAY(a, reg, offset) ( \
|
||||
readl((a)->hw_addr + IXGB_##reg + ((offset) << 2)))
|
||||
|
||||
#define IXGB_WRITE_FLUSH(a) IXGB_READ_REG(a, STATUS)
|
||||
|
||||
#define IXGB_MEMCPY memcpy
|
||||
|
||||
#endif /* _IXGB_OSDEP_H_ */
|
||||
@ -1,442 +0,0 @@
|
||||
// SPDX-License-Identifier: GPL-2.0
|
||||
/* Copyright(c) 1999 - 2008 Intel Corporation. */
|
||||
|
||||
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
||||
|
||||
#include "ixgb.h"
|
||||
|
||||
/* This is the only thing that needs to be changed to adjust the
|
||||
* maximum number of ports that the driver can manage.
|
||||
*/
|
||||
|
||||
#define IXGB_MAX_NIC 8
|
||||
|
||||
#define OPTION_UNSET -1
|
||||
#define OPTION_DISABLED 0
|
||||
#define OPTION_ENABLED 1
|
||||
|
||||
/* All parameters are treated the same, as an integer array of values.
|
||||
* This macro just reduces the need to repeat the same declaration code
|
||||
* over and over (plus this helps to avoid typo bugs).
|
||||
*/
|
||||
|
||||
#define IXGB_PARAM_INIT { [0 ... IXGB_MAX_NIC] = OPTION_UNSET }
|
||||
#define IXGB_PARAM(X, desc) \
|
||||
static int X[IXGB_MAX_NIC+1] \
|
||||
= IXGB_PARAM_INIT; \
|
||||
static unsigned int num_##X = 0; \
|
||||
module_param_array_named(X, X, int, &num_##X, 0); \
|
||||
MODULE_PARM_DESC(X, desc);
|
||||
|
||||
/* Transmit Descriptor Count
|
||||
*
|
||||
* Valid Range: 64-4096
|
||||
*
|
||||
* Default Value: 256
|
||||
*/
|
||||
|
||||
IXGB_PARAM(TxDescriptors, "Number of transmit descriptors");
|
||||
|
||||
/* Receive Descriptor Count
|
||||
*
|
||||
* Valid Range: 64-4096
|
||||
*
|
||||
* Default Value: 1024
|
||||
*/
|
||||
|
||||
IXGB_PARAM(RxDescriptors, "Number of receive descriptors");
|
||||
|
||||
/* User Specified Flow Control Override
|
||||
*
|
||||
* Valid Range: 0-3
|
||||
* - 0 - No Flow Control
|
||||
* - 1 - Rx only, respond to PAUSE frames but do not generate them
|
||||
* - 2 - Tx only, generate PAUSE frames but ignore them on receive
|
||||
* - 3 - Full Flow Control Support
|
||||
*
|
||||
* Default Value: 2 - Tx only (silicon bug avoidance)
|
||||
*/
|
||||
|
||||
IXGB_PARAM(FlowControl, "Flow Control setting");
|
||||
|
||||
/* XsumRX - Receive Checksum Offload Enable/Disable
|
||||
*
|
||||
* Valid Range: 0, 1
|
||||
* - 0 - disables all checksum offload
|
||||
* - 1 - enables receive IP/TCP/UDP checksum offload
|
||||
* on 82597 based NICs
|
||||
*
|
||||
* Default Value: 1
|
||||
*/
|
||||
|
||||
IXGB_PARAM(XsumRX, "Disable or enable Receive Checksum offload");
|
||||
|
||||
/* Transmit Interrupt Delay in units of 0.8192 microseconds
|
||||
*
|
||||
* Valid Range: 0-65535
|
||||
*
|
||||
* Default Value: 32
|
||||
*/
|
||||
|
||||
IXGB_PARAM(TxIntDelay, "Transmit Interrupt Delay");
|
||||
|
||||
/* Receive Interrupt Delay in units of 0.8192 microseconds
|
||||
*
|
||||
* Valid Range: 0-65535
|
||||
*
|
||||
* Default Value: 72
|
||||
*/
|
||||
|
||||
IXGB_PARAM(RxIntDelay, "Receive Interrupt Delay");
|
||||
|
||||
/* Receive Flow control high threshold (when we send a pause frame)
|
||||
* (FCRTH)
|
||||
*
|
||||
* Valid Range: 1,536 - 262,136 (0x600 - 0x3FFF8, 8 byte granularity)
|
||||
*
|
||||
* Default Value: 196,608 (0x30000)
|
||||
*/
|
||||
|
||||
IXGB_PARAM(RxFCHighThresh, "Receive Flow Control High Threshold");
|
||||
|
||||
/* Receive Flow control low threshold (when we send a resume frame)
|
||||
* (FCRTL)
|
||||
*
|
||||
* Valid Range: 64 - 262,136 (0x40 - 0x3FFF8, 8 byte granularity)
|
||||
* must be less than high threshold by at least 8 bytes
|
||||
*
|
||||
* Default Value: 163,840 (0x28000)
|
||||
*/
|
||||
|
||||
IXGB_PARAM(RxFCLowThresh, "Receive Flow Control Low Threshold");
|
||||
|
||||
/* Flow control request timeout (how long to pause the link partner's tx)
|
||||
* (PAP 15:0)
|
||||
*
|
||||
* Valid Range: 1 - 65535
|
||||
*
|
||||
* Default Value: 65535 (0xffff) (we'll send an xon if we recover)
|
||||
*/
|
||||
|
||||
IXGB_PARAM(FCReqTimeout, "Flow Control Request Timeout");
|
||||
|
||||
/* Interrupt Delay Enable
|
||||
*
|
||||
* Valid Range: 0, 1
|
||||
*
|
||||
* - 0 - disables transmit interrupt delay
|
||||
* - 1 - enables transmmit interrupt delay
|
||||
*
|
||||
* Default Value: 1
|
||||
*/
|
||||
|
||||
IXGB_PARAM(IntDelayEnable, "Transmit Interrupt Delay Enable");
|
||||
|
||||
|
||||
#define DEFAULT_TIDV 32
|
||||
#define MAX_TIDV 0xFFFF
|
||||
#define MIN_TIDV 0
|
||||
|
||||
#define DEFAULT_RDTR 72
|
||||
#define MAX_RDTR 0xFFFF
|
||||
#define MIN_RDTR 0
|
||||
|
||||
#define DEFAULT_FCRTL 0x28000
|
||||
#define DEFAULT_FCRTH 0x30000
|
||||
#define MIN_FCRTL 0
|
||||
#define MAX_FCRTL 0x3FFE8
|
||||
#define MIN_FCRTH 8
|
||||
#define MAX_FCRTH 0x3FFF0
|
||||
|
||||
#define MIN_FCPAUSE 1
|
||||
#define MAX_FCPAUSE 0xffff
|
||||
#define DEFAULT_FCPAUSE 0xFFFF /* this may be too long */
|
||||
|
||||
struct ixgb_option {
|
||||
enum { enable_option, range_option, list_option } type;
|
||||
const char *name;
|
||||
const char *err;
|
||||
int def;
|
||||
union {
|
||||
struct { /* range_option info */
|
||||
int min;
|
||||
int max;
|
||||
} r;
|
||||
struct { /* list_option info */
|
||||
int nr;
|
||||
const struct ixgb_opt_list {
|
||||
int i;
|
||||
const char *str;
|
||||
} *p;
|
||||
} l;
|
||||
} arg;
|
||||
};
|
||||
|
||||
static int
|
||||
ixgb_validate_option(unsigned int *value, const struct ixgb_option *opt)
|
||||
{
|
||||
if (*value == OPTION_UNSET) {
|
||||
*value = opt->def;
|
||||
return 0;
|
||||
}
|
||||
|
||||
switch (opt->type) {
|
||||
case enable_option:
|
||||
switch (*value) {
|
||||
case OPTION_ENABLED:
|
||||
pr_info("%s Enabled\n", opt->name);
|
||||
return 0;
|
||||
case OPTION_DISABLED:
|
||||
pr_info("%s Disabled\n", opt->name);
|
||||
return 0;
|
||||
}
|
||||
break;
|
||||
case range_option:
|
||||
if (*value >= opt->arg.r.min && *value <= opt->arg.r.max) {
|
||||
pr_info("%s set to %i\n", opt->name, *value);
|
||||
return 0;
|
||||
}
|
||||
break;
|
||||
case list_option: {
|
||||
int i;
|
||||
const struct ixgb_opt_list *ent;
|
||||
|
||||
for (i = 0; i < opt->arg.l.nr; i++) {
|
||||
ent = &opt->arg.l.p[i];
|
||||
if (*value == ent->i) {
|
||||
if (ent->str[0] != '\0')
|
||||
pr_info("%s\n", ent->str);
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
}
|
||||
break;
|
||||
default:
|
||||
BUG();
|
||||
}
|
||||
|
||||
pr_info("Invalid %s specified (%i) %s\n", opt->name, *value, opt->err);
|
||||
*value = opt->def;
|
||||
return -1;
|
||||
}
|
||||
|
||||
/**
|
||||
* ixgb_check_options - Range Checking for Command Line Parameters
|
||||
* @adapter: board private structure
|
||||
*
|
||||
* This routine checks all command line parameters for valid user
|
||||
* input. If an invalid value is given, or if no user specified
|
||||
* value exists, a default value is used. The final value is stored
|
||||
* in a variable in the adapter structure.
|
||||
**/
|
||||
|
||||
void
|
||||
ixgb_check_options(struct ixgb_adapter *adapter)
|
||||
{
|
||||
int bd = adapter->bd_number;
|
||||
if (bd >= IXGB_MAX_NIC) {
|
||||
pr_notice("Warning: no configuration for board #%i\n", bd);
|
||||
pr_notice("Using defaults for all values\n");
|
||||
}
|
||||
|
||||
{ /* Transmit Descriptor Count */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Transmit Descriptors",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_TXD),
|
||||
.def = DEFAULT_TXD,
|
||||
.arg = { .r = { .min = MIN_TXD,
|
||||
.max = MAX_TXD}}
|
||||
};
|
||||
struct ixgb_desc_ring *tx_ring = &adapter->tx_ring;
|
||||
|
||||
if (num_TxDescriptors > bd) {
|
||||
tx_ring->count = TxDescriptors[bd];
|
||||
ixgb_validate_option(&tx_ring->count, &opt);
|
||||
} else {
|
||||
tx_ring->count = opt.def;
|
||||
}
|
||||
tx_ring->count = ALIGN(tx_ring->count, IXGB_REQ_TX_DESCRIPTOR_MULTIPLE);
|
||||
}
|
||||
{ /* Receive Descriptor Count */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Receive Descriptors",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_RXD),
|
||||
.def = DEFAULT_RXD,
|
||||
.arg = { .r = { .min = MIN_RXD,
|
||||
.max = MAX_RXD}}
|
||||
};
|
||||
struct ixgb_desc_ring *rx_ring = &adapter->rx_ring;
|
||||
|
||||
if (num_RxDescriptors > bd) {
|
||||
rx_ring->count = RxDescriptors[bd];
|
||||
ixgb_validate_option(&rx_ring->count, &opt);
|
||||
} else {
|
||||
rx_ring->count = opt.def;
|
||||
}
|
||||
rx_ring->count = ALIGN(rx_ring->count, IXGB_REQ_RX_DESCRIPTOR_MULTIPLE);
|
||||
}
|
||||
{ /* Receive Checksum Offload Enable */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = enable_option,
|
||||
.name = "Receive Checksum Offload",
|
||||
.err = "defaulting to Enabled",
|
||||
.def = OPTION_ENABLED
|
||||
};
|
||||
|
||||
if (num_XsumRX > bd) {
|
||||
unsigned int rx_csum = XsumRX[bd];
|
||||
ixgb_validate_option(&rx_csum, &opt);
|
||||
adapter->rx_csum = rx_csum;
|
||||
} else {
|
||||
adapter->rx_csum = opt.def;
|
||||
}
|
||||
}
|
||||
{ /* Flow Control */
|
||||
|
||||
static const struct ixgb_opt_list fc_list[] = {
|
||||
{ ixgb_fc_none, "Flow Control Disabled" },
|
||||
{ ixgb_fc_rx_pause, "Flow Control Receive Only" },
|
||||
{ ixgb_fc_tx_pause, "Flow Control Transmit Only" },
|
||||
{ ixgb_fc_full, "Flow Control Enabled" },
|
||||
{ ixgb_fc_default, "Flow Control Hardware Default" }
|
||||
};
|
||||
|
||||
static const struct ixgb_option opt = {
|
||||
.type = list_option,
|
||||
.name = "Flow Control",
|
||||
.err = "reading default settings from EEPROM",
|
||||
.def = ixgb_fc_tx_pause,
|
||||
.arg = { .l = { .nr = ARRAY_SIZE(fc_list),
|
||||
.p = fc_list }}
|
||||
};
|
||||
|
||||
if (num_FlowControl > bd) {
|
||||
unsigned int fc = FlowControl[bd];
|
||||
ixgb_validate_option(&fc, &opt);
|
||||
adapter->hw.fc.type = fc;
|
||||
} else {
|
||||
adapter->hw.fc.type = opt.def;
|
||||
}
|
||||
}
|
||||
{ /* Receive Flow Control High Threshold */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Rx Flow Control High Threshold",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_FCRTH),
|
||||
.def = DEFAULT_FCRTH,
|
||||
.arg = { .r = { .min = MIN_FCRTH,
|
||||
.max = MAX_FCRTH}}
|
||||
};
|
||||
|
||||
if (num_RxFCHighThresh > bd) {
|
||||
adapter->hw.fc.high_water = RxFCHighThresh[bd];
|
||||
ixgb_validate_option(&adapter->hw.fc.high_water, &opt);
|
||||
} else {
|
||||
adapter->hw.fc.high_water = opt.def;
|
||||
}
|
||||
if (!(adapter->hw.fc.type & ixgb_fc_tx_pause) )
|
||||
pr_info("Ignoring RxFCHighThresh when no RxFC\n");
|
||||
}
|
||||
{ /* Receive Flow Control Low Threshold */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Rx Flow Control Low Threshold",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_FCRTL),
|
||||
.def = DEFAULT_FCRTL,
|
||||
.arg = { .r = { .min = MIN_FCRTL,
|
||||
.max = MAX_FCRTL}}
|
||||
};
|
||||
|
||||
if (num_RxFCLowThresh > bd) {
|
||||
adapter->hw.fc.low_water = RxFCLowThresh[bd];
|
||||
ixgb_validate_option(&adapter->hw.fc.low_water, &opt);
|
||||
} else {
|
||||
adapter->hw.fc.low_water = opt.def;
|
||||
}
|
||||
if (!(adapter->hw.fc.type & ixgb_fc_tx_pause) )
|
||||
pr_info("Ignoring RxFCLowThresh when no RxFC\n");
|
||||
}
|
||||
{ /* Flow Control Pause Time Request*/
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Flow Control Pause Time Request",
|
||||
.err = "using default of "__MODULE_STRING(DEFAULT_FCPAUSE),
|
||||
.def = DEFAULT_FCPAUSE,
|
||||
.arg = { .r = { .min = MIN_FCPAUSE,
|
||||
.max = MAX_FCPAUSE}}
|
||||
};
|
||||
|
||||
if (num_FCReqTimeout > bd) {
|
||||
unsigned int pause_time = FCReqTimeout[bd];
|
||||
ixgb_validate_option(&pause_time, &opt);
|
||||
adapter->hw.fc.pause_time = pause_time;
|
||||
} else {
|
||||
adapter->hw.fc.pause_time = opt.def;
|
||||
}
|
||||
if (!(adapter->hw.fc.type & ixgb_fc_tx_pause) )
|
||||
pr_info("Ignoring FCReqTimeout when no RxFC\n");
|
||||
}
|
||||
/* high low and spacing check for rx flow control thresholds */
|
||||
if (adapter->hw.fc.type & ixgb_fc_tx_pause) {
|
||||
/* high must be greater than low */
|
||||
if (adapter->hw.fc.high_water < (adapter->hw.fc.low_water + 8)) {
|
||||
/* set defaults */
|
||||
pr_info("RxFCHighThresh must be >= (RxFCLowThresh + 8), Using Defaults\n");
|
||||
adapter->hw.fc.high_water = DEFAULT_FCRTH;
|
||||
adapter->hw.fc.low_water = DEFAULT_FCRTL;
|
||||
}
|
||||
}
|
||||
{ /* Receive Interrupt Delay */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Receive Interrupt Delay",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_RDTR),
|
||||
.def = DEFAULT_RDTR,
|
||||
.arg = { .r = { .min = MIN_RDTR,
|
||||
.max = MAX_RDTR}}
|
||||
};
|
||||
|
||||
if (num_RxIntDelay > bd) {
|
||||
adapter->rx_int_delay = RxIntDelay[bd];
|
||||
ixgb_validate_option(&adapter->rx_int_delay, &opt);
|
||||
} else {
|
||||
adapter->rx_int_delay = opt.def;
|
||||
}
|
||||
}
|
||||
{ /* Transmit Interrupt Delay */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = range_option,
|
||||
.name = "Transmit Interrupt Delay",
|
||||
.err = "using default of " __MODULE_STRING(DEFAULT_TIDV),
|
||||
.def = DEFAULT_TIDV,
|
||||
.arg = { .r = { .min = MIN_TIDV,
|
||||
.max = MAX_TIDV}}
|
||||
};
|
||||
|
||||
if (num_TxIntDelay > bd) {
|
||||
adapter->tx_int_delay = TxIntDelay[bd];
|
||||
ixgb_validate_option(&adapter->tx_int_delay, &opt);
|
||||
} else {
|
||||
adapter->tx_int_delay = opt.def;
|
||||
}
|
||||
}
|
||||
|
||||
{ /* Transmit Interrupt Delay Enable */
|
||||
static const struct ixgb_option opt = {
|
||||
.type = enable_option,
|
||||
.name = "Tx Interrupt Delay Enable",
|
||||
.err = "defaulting to Enabled",
|
||||
.def = OPTION_ENABLED
|
||||
};
|
||||
|
||||
if (num_IntDelayEnable > bd) {
|
||||
unsigned int ide = IntDelayEnable[bd];
|
||||
ixgb_validate_option(&ide, &opt);
|
||||
adapter->tx_int_delay_enable = ide;
|
||||
} else {
|
||||
adapter->tx_int_delay_enable = opt.def;
|
||||
}
|
||||
}
|
||||
}
|
||||
Loading…
Reference in New Issue
Block a user