Geert Uytterhoeven 0921e11e1e
spi: sh-msiof: Fix setting SIRMDR1.SYNCAC to match SITMDR1.SYNCAC
According to section 59.2.4 MSIOF Receive Mode Register 1 (SIRMDR1) in
the R-Car Gen3 datasheet Rev.1.00, the value of the SIRMDR1.SYNCAC bit
must match the value of the SITMDR1.SYNCAC bit.  However,
sh_msiof_spi_setup() changes only the latter.

Fix this by updating the SIRMDR1 register like the SITMDR1 register,
taking into account register bits that exist in SITMDR1 only.

Reported-by: Renesas BSP team via Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Fixes: 7ff0b53c4051145d ("spi: sh-msiof: Avoid writing to registers from spi_master.setup()")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-05-24 15:15:39 +01:00
..
2018-04-11 18:50:41 -07:00
2018-04-10 12:25:30 -07:00
2018-04-06 18:31:06 -07:00
2018-04-10 10:22:27 -07:00
2018-04-05 21:29:35 -07:00
2018-04-10 10:25:57 -07:00
2018-04-10 12:14:37 -07:00
2018-04-04 20:07:20 -07:00
2018-04-10 11:39:22 -07:00
2018-03-27 09:51:22 +02:00
2018-04-05 21:03:42 -07:00
2018-04-10 12:09:27 -07:00
2018-04-09 11:42:31 -07:00
2018-04-09 19:59:54 -07:00
2018-04-04 20:07:20 -07:00
2018-04-05 14:27:02 -07:00
2018-04-11 18:50:41 -07:00
2018-04-11 18:50:41 -07:00
2018-04-07 12:08:19 -07:00
2018-04-10 10:25:57 -07:00
2018-04-10 12:09:27 -07:00
2018-04-07 12:08:19 -07:00
2018-04-05 14:27:02 -07:00
2018-04-10 10:25:57 -07:00
2018-04-05 14:27:02 -07:00
2018-04-04 20:07:20 -07:00
2018-04-04 20:07:20 -07:00
2018-04-07 12:08:19 -07:00
2018-04-05 21:29:35 -07:00
2018-04-05 21:21:08 -07:00
2018-04-10 12:18:50 -07:00
2018-04-05 21:21:08 -07:00
2018-04-05 21:21:08 -07:00
2018-04-10 10:22:27 -07:00
2018-04-10 10:25:57 -07:00
2018-04-05 15:05:53 -07:00
2018-04-10 12:09:27 -07:00
2018-04-11 10:28:39 -07:00
2018-04-05 14:27:02 -07:00
2018-04-06 19:44:27 -07:00
2018-04-10 10:20:00 -07:00
2018-04-11 18:58:27 -07:00
2018-03-29 13:38:10 +03:00