David S. Miller 25e5566ed3 [SPARC64]: Fix missing load-twin usage in Niagara-1 memcpy.
For the case where the source is not aligned modulo 8
we don't use load-twins to suck the data in and this
kills performance since normal loads allocate in the
L1 cache (unlike load-twin) and thus big memcpys swipe
the entire L1 D-cache.

We need to allocate a register window to implement this
properly, but that actually simplifies a lot of things
as a nice side-effect.

Signed-off-by: David S. Miller <davem@davemloft.net>
2007-10-02 01:03:09 -07:00
..
2007-08-11 15:47:40 -07:00
2007-09-06 11:10:56 +09:00
2007-09-11 17:21:20 -07:00
2007-08-27 00:29:25 -04:00
2007-08-22 13:32:07 +09:00
2007-09-19 11:24:18 -07:00
2007-07-17 10:23:03 -07:00