linux/Documentation
Sowjanya Komatineni f8c9dd2b82 media: dt-bindings: tegra: Update csi data-lanes to maximum 8 lanes
Tegra VI/CSI hardware don't have native 8 lane CSI RX port.

But x8 capture can be supported by using consecutive x4 ports
simultaneously with HDMI-to-CSI bridges where source image is split
on to two x4 ports.

This patch updates dt-bindings for csi endpoint data-lane property
with maximum of 8 lanes.

Acked-by: Rob Herring <robh@kernel.org>
Acked-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
2021-01-04 13:02:44 +01:00
..
2020-12-22 13:34:27 -08:00
2020-12-20 10:44:05 -08:00
2020-10-24 12:46:42 -07:00
2020-12-20 10:12:06 -08:00
2020-10-23 13:56:34 -07:00
2020-12-22 13:34:27 -08:00
2020-11-18 11:51:58 +01:00
2020-12-12 08:34:29 -08:00
2020-12-02 22:10:37 -08:00
2020-12-22 14:04:25 -08:00
2020-12-16 16:38:41 -08:00
2020-12-07 08:35:21 -07:00
2020-11-06 17:02:43 -08:00
2020-10-14 16:19:42 -07:00
2020-12-22 14:02:39 -08:00
2020-12-08 23:30:04 +09:00
2020-12-22 14:02:39 -08:00
2020-12-15 13:22:29 -08:00
2020-12-20 10:44:05 -08:00