Harini Katakam cd5afa91f0 net: macb: Add null check for PCLK and HCLK
Both PCLK and HCLK are "required" clocks according to macb devicetree
documentation. There is a chance that devm_clk_get doesn't return a
negative error but just a NULL clock structure instead. In such a case
the driver proceeds as usual and uses pclk value 0 to calculate MDC
divisor which is incorrect. Hence fix the same in clock initialization.

Signed-off-by: Harini Katakam <harini.katakam@xilinx.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2019-03-21 13:22:41 -07:00
..
2019-03-14 10:48:14 -07:00
2019-03-09 16:53:47 -08:00
2019-03-06 09:41:12 -08:00
2019-03-06 10:15:42 -08:00
2019-03-14 09:11:54 -07:00
2019-03-09 14:57:08 -08:00
2019-03-12 10:04:00 -07:00
2019-03-06 14:18:59 -08:00
2019-03-09 14:57:08 -08:00
2019-03-08 10:02:58 -08:00
2019-03-11 20:06:18 -07:00
2019-03-10 12:29:52 -07:00
2019-03-10 10:17:23 -07:00
2019-03-10 13:16:37 -07:00
2019-03-12 10:04:02 -07:00
2019-03-10 11:54:48 -07:00
2019-03-10 11:54:48 -07:00
2019-03-09 15:53:03 -08:00
2019-03-08 14:12:17 -08:00
2019-03-13 09:41:18 -07:00
2019-03-08 14:12:17 -08:00
2019-03-10 11:54:48 -07:00
2019-03-10 12:29:52 -07:00
2019-03-10 10:17:23 -07:00
2019-03-08 08:23:15 -08:00
2019-03-12 09:46:32 -07:00
2019-03-14 09:00:06 -07:00
2019-03-12 09:46:32 -07:00
2019-03-18 18:34:45 -07:00
2019-03-09 16:53:47 -08:00
2019-03-06 09:41:12 -08:00
2019-03-09 14:57:08 -08:00
2019-03-09 14:45:54 -08:00
2019-03-09 16:53:47 -08:00
2019-03-06 09:41:12 -08:00
2019-03-14 09:11:54 -07:00
2019-03-07 12:56:26 -08:00
2019-03-10 12:47:57 -07:00
2019-03-08 09:58:20 -08:00
2019-03-11 11:22:15 -07:00
2019-03-10 12:29:52 -07:00