Chris Dearman ffe9ee4709 [MIPS] Separate performance counter interrupts
Support for performance counter overflow interrupt that is on a separate
interrupt from the timer.

Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2007-06-14 18:25:15 +01:00
..
2007-05-09 12:30:56 -07:00
2007-02-06 16:53:19 +00:00
2005-04-16 15:20:36 -07:00
2005-10-29 19:30:50 +01:00
2007-02-06 16:53:19 +00:00
2007-02-06 16:53:19 +00:00
2006-11-30 01:14:44 +00:00
2006-12-10 21:52:11 +00:00
2007-06-11 18:20:53 +01:00
2007-05-08 11:14:58 -07:00
2007-02-06 16:53:19 +00:00
2007-05-21 09:18:19 -07:00