Niravkumar L Rabara 25fb0e77b9
spi: spi-cadence-qspi: Disable STIG mode for Altera SoCFPGA.
STIG mode is enabled by default for less than 8 bytes data read/write.
STIG mode doesn't work with Altera SocFPGA platform due hardware
limitation.
Add a quirks to disable STIG mode for Altera SoCFPGA platform.

Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@intel.com>
Link: https://patch.msgid.link/20241204063338.296959-1-niravkumar.l.rabara@intel.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2024-12-09 13:06:24 +00:00
..
2024-10-07 14:53:15 +01:00
2024-10-07 14:53:15 +01:00
2024-10-07 14:53:15 +01:00
2024-11-20 12:23:06 -08:00
2024-09-30 01:12:21 +02:00
2024-10-07 14:53:15 +01:00
2024-10-07 14:53:15 +01:00
2024-09-30 01:12:21 +02:00
2024-10-07 14:53:15 +01:00
2024-10-07 14:53:15 +01:00
2024-10-07 14:53:15 +01:00
2024-09-30 22:43:40 +01:00
2024-10-07 14:53:15 +01:00
2024-11-26 11:29:15 +00:00