Ralf Baechle a3c4946db4 [MIPS] SB1: Fix interrupt disable hazard.
The SB1 core has a three cycle interrupt disable hazard but we were
wrongly treating it as fully interlocked.
    
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2006-03-18 16:59:26 +00:00
..
2006-01-31 03:25:09 -05:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-02-15 15:32:22 -08:00
2006-01-06 08:33:29 -08:00