Anson Huang b4573d1d65 cpufreq: imx6q: correct VDDSOC/PU voltage scaling when cpufreq is changed
on i.MX6Q, cpu freq change need to follow below flows:

1. each setpoint has different VDDARM, VDDSOC/PU voltage, get the setpoint
   table from dts;
2. when cpu freq is scaling up, need to increase VDDSOC/PU voltage before
   VDDARM, if VDDPU is off, no need to change it;
3. when cpu freq is scaling down, need to decrease VDDARM voltage before
   VDDSOC/PU, if VDDPU is off, no need to change it;

normally dts will pass vddsoc/pu freq/volt info to kernel, if not, will
use fixed value for vddsoc/pu voltage setting.

Signed-off-by: Anson Huang <b20788@freescale.com>
Acked-by: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
2014-01-06 13:33:45 +01:00
..
2013-11-27 01:03:27 +01:00
2013-12-06 08:30:18 -08:00
2013-11-19 15:53:02 -05:00
2013-10-29 12:53:07 +02:00
2013-12-08 18:47:25 -08:00
2013-11-07 19:24:20 +01:00
2013-12-12 11:05:19 -08:00
2013-12-02 21:11:30 +00:00
2013-12-13 13:22:22 -08:00
2013-12-08 18:47:25 -08:00
2013-11-15 14:05:15 -08:00
2013-10-24 16:18:40 +01:00
2013-11-18 15:35:09 -08:00
2013-12-13 11:39:54 -08:00
2013-12-06 08:30:18 -08:00
2013-11-29 12:53:19 -08:00
2013-12-10 08:48:15 +01:00
2013-12-02 10:12:01 -08:00