Rabin Vincent ccc3d69764 dmaengine: ste_dma40: don't allow high priority dest event lines
Hardware bug: when a logical channel is triggerred by a high priority
destination event line, an extra packet transaction is generated in case
of important data write response latency on previous logical channel A
and if the source transfer of current logical channel B is already
completed and if no other channel with a higher priority than B is
waiting for execution.

Software workaround: do not set the high priority level for the
destination event lines that trigger logical channels.

Signed-off-by: Rabin Vincent <rabin.vincent@stericsson.com>
Reviewed-by: Shreshtha Kumar Sahu <shreshthakumar.sahu@stericsson.com>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Fabio Baltieri <fabio.baltieri@linaro.org>
2013-01-14 10:50:37 +01:00
..
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-10-09 07:07:14 +09:00
2012-12-17 17:15:13 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-10-09 07:07:14 +09:00
2012-11-28 12:42:36 -08:00
2012-09-01 08:57:12 -07:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-09-14 08:14:07 +05:30
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-09-01 08:57:12 -07:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00