Sergei Shtylyov d44a65f7bb pata_hpt37x: actually clock HPT374 with 50 MHz DPLL (take 2)
The DPLL tuning code always set up it for 66 MHz due to wrong UltraDMA mask
including mode 5 used to check for the necessity of 66 MHz clocking -- this
caused 66 MHz clock to be used for HPT374 chip that does not tolerate it.
While fixing this, also remove PLL mode from the TODO list -- I don't think
it's still a relevant item.

Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-08-15 04:19:07 -04:00
..
2007-08-15 02:53:39 -04:00
2007-07-20 08:26:26 -04:00
2007-07-20 08:26:26 -04:00
2007-07-24 16:55:01 -04:00
2007-07-11 16:02:11 -07:00
2007-05-21 20:26:38 -04:00
2007-05-21 20:26:38 -04:00
2007-05-21 20:26:38 -04:00
2006-08-10 07:31:37 -04:00
2007-07-02 10:17:42 -04:00