Chanwoo Choi e867e8fa82 clk: samsung: exynos5420: Add clocks for CMU_CDREX domain
This patch adds the mux/divider clocks for CMU_CDREX (DRAM Express
Controller) which generates the clocks for DRAM and NoC (Network on Chip)
bus.  There is differnet source of MUX_MX_MSPLL_CCORE between exynos5420
and exynos5422, so each MUX_MX_MSPLL_CCORE uses the different parent source
group.

Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
2016-09-09 17:35:08 +02:00
..
2016-04-15 16:02:16 -07:00
2015-11-10 15:00:03 -08:00
2016-04-15 16:50:01 -07:00
2016-03-02 17:44:59 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-08-01 18:37:45 -04:00
2016-07-12 11:24:07 +02:00
2016-04-15 16:50:07 -07:00
2016-03-02 17:48:26 -08:00
2015-07-20 11:11:32 -07:00
2016-03-02 17:48:47 -08:00
2016-04-15 16:50:10 -07:00
2016-03-03 11:27:48 -08:00
2015-07-20 11:11:33 -07:00
2016-04-15 16:50:12 -07:00
2016-04-15 16:50:14 -07:00
2016-04-19 18:56:15 -07:00
2016-04-15 16:50:18 -07:00
2016-03-02 17:50:58 -08:00
2016-07-06 17:55:31 -07:00
2016-04-15 16:50:21 -07:00
2016-04-15 16:50:23 -07:00
2016-04-15 16:50:27 -07:00
2016-07-12 15:31:21 -07:00
2016-07-19 09:53:52 -07:00