Michael Turquette eaaa6fb53f Merge tag 'v4.5-rockchip-clk1_1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-next
Rockchip clock changes for 4.5 containing
- a new pll-type used on rk3036 and other Cortex-A7 socs
- new clock-trees for rk3036 and rk3228
- switch rk3288 plls to slow mode on reboot
- a bunch of new clock ids
- some more critical clocks
- wrong register offsets for the rk3368 cpuclks
- allowing more than 2 parents for the cpuclk
2015-12-22 11:57:33 -08:00
..
2015-10-01 12:39:44 -07:00
2014-07-28 23:30:46 -07:00
2013-11-04 12:23:18 -08:00
2014-03-19 15:23:53 +08:00
2014-09-28 10:27:09 +08:00
2014-11-23 14:56:20 +08:00
2015-10-09 11:01:50 +08:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2014-09-30 12:31:30 -07:00