Nathan Rossi ed14666c3f
spi: orion: Prevent incorrect chip select behaviour
When clearing the chip-select mask, the controller will switch to chip
selecting the native CS0 line. Because the control register chip-select
mask is not updated in a single write this will cause undesirable
chip-selection of CS0 even when requesting to select other native
chip-select lines. This is additionally problematic as the chip-select
may still be asserted. With the ARMADA 38x SoC the controller will
assert both the desired native chip-select and CS0.

To avoid any undesirable behaviour with the chip-select lines, update
the control register with a single write. This avoids selecting CS0 and
causes the (de-)assert to apply at the same time.

Signed-off-by: Nathan Rossi <nathan.rossi@digi.com>
Link: https://lore.kernel.org/r/20210816050228.3223661-1-nathan@nathanrossi.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-08-16 13:28:14 +01:00
..
2021-06-04 15:27:11 +01:00
2021-07-20 13:34:05 +01:00
2020-10-08 23:00:06 +01:00
2020-07-17 16:38:47 +01:00
2021-04-21 16:07:04 +01:00
2021-08-02 12:20:20 +01:00
2020-10-24 10:33:08 -07:00
2021-05-11 15:42:47 +01:00