Atsushi Nemoto 8986d2f50e [MIPS] cevt-txx9: Reset timer counter on initialization
The txx9_tmr_init() will not clear a timer counter register in a certain
case.  The counter register is cleared on 1->0 transition of TCE bit if
CRE=1.  So just clearing the TCE bit is not enough.

Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2008-07-03 19:14:27 +01:00
..
2008-06-16 15:14:49 +01:00
2008-04-28 17:14:32 +01:00
2008-05-12 16:46:56 +01:00
2008-06-16 15:14:48 +01:00
2008-04-28 17:14:25 +01:00
2008-06-16 15:14:48 +01:00
2008-01-29 10:14:58 +00:00
2008-06-05 18:13:15 +01:00
2008-01-29 10:14:59 +00:00
2008-04-28 17:14:32 +01:00