2017-12-25 19:54:33 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2010-01-26 01:45:40 +00:00
|
|
|
/* linux/arch/arm/plat-s3c64xx/sleep.S
|
2009-03-10 18:19:35 +00:00
|
|
|
*
|
|
|
|
* Copyright 2008 Openmoko, Inc.
|
|
|
|
* Copyright 2008 Simtec Electronics
|
|
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
|
|
* http://armlinux.simtec.co.uk/
|
|
|
|
*
|
|
|
|
* S3C64XX CPU sleep code
|
2017-12-25 19:54:33 +00:00
|
|
|
*/
|
2009-03-10 18:19:35 +00:00
|
|
|
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
#include <asm/assembler.h>
|
2019-09-02 16:37:30 +00:00
|
|
|
#include "map.h"
|
2009-03-10 18:19:35 +00:00
|
|
|
|
|
|
|
#undef S3C64XX_VA_GPIO
|
|
|
|
#define S3C64XX_VA_GPIO (0x0)
|
|
|
|
|
2019-09-02 16:37:30 +00:00
|
|
|
#include "regs-gpio.h"
|
2009-03-10 18:19:35 +00:00
|
|
|
|
|
|
|
#define LL_UART (S3C_PA_UART + (0x400 * CONFIG_S3C_LOWLEVEL_UART_PORT))
|
|
|
|
|
|
|
|
.text
|
|
|
|
|
|
|
|
/* Sleep magic, the word before the resume entry point so that the
|
|
|
|
* bootloader can check for a resumeable image. */
|
|
|
|
|
|
|
|
.word 0x2bedf00d
|
|
|
|
|
|
|
|
/* s3c_cpu_reusme
|
|
|
|
*
|
|
|
|
* This is the entry point, stored by whatever method the bootloader
|
|
|
|
* requires to get the kernel runnign again. This code expects to be
|
|
|
|
* entered with no caches live and the MMU disabled. It will then
|
|
|
|
* restore the MMU and other basic CP registers saved and restart
|
|
|
|
* the kernel C code to finish the resume code.
|
|
|
|
*/
|
|
|
|
|
|
|
|
ENTRY(s3c_cpu_resume)
|
|
|
|
msr cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
|
|
|
|
ldr r2, =LL_UART /* for debug */
|
2011-02-06 17:39:31 +00:00
|
|
|
b cpu_resume
|