mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2025-01-17 22:05:08 +00:00
dt-bindings: clock: Add A7 PLL binding for SDX65
Add information for Cortex A7 PLL clock in Qualcomm platform SDX65. Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by: Stephen Boyd <sboyd@kernel.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/1645505785-2271-2-git-send-email-quic_rohiagar@quicinc.com
This commit is contained in:
parent
013804a727
commit
2cabc45237
@ -10,7 +10,7 @@ maintainers:
|
|||||||
- Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
- Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
||||||
|
|
||||||
description:
|
description:
|
||||||
The A7 PLL on the Qualcomm platforms like SDX55 is used to provide high
|
The A7 PLL on the Qualcomm platforms like SDX55, SDX65 is used to provide high
|
||||||
frequency clock to the CPU.
|
frequency clock to the CPU.
|
||||||
|
|
||||||
properties:
|
properties:
|
||||||
|
Loading…
x
Reference in New Issue
Block a user