mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2025-01-13 01:08:50 +00:00
[MIPS] Cobalt: Move PCI definitions to arch/mips/pci/fixup-cobalt.c.
These PCI definitions are only used in arch/mips/pci/fixup-cobalt.c. Signed-off-by: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
b1df86d6e1
commit
b4126e8630
@ -20,6 +20,23 @@
|
|||||||
#include <cobalt.h>
|
#include <cobalt.h>
|
||||||
#include <irq.h>
|
#include <irq.h>
|
||||||
|
|
||||||
|
/*
|
||||||
|
* PCI slot numbers
|
||||||
|
*/
|
||||||
|
#define COBALT_PCICONF_CPU 0x06
|
||||||
|
#define COBALT_PCICONF_ETH0 0x07
|
||||||
|
#define COBALT_PCICONF_RAQSCSI 0x08
|
||||||
|
#define COBALT_PCICONF_VIA 0x09
|
||||||
|
#define COBALT_PCICONF_PCISLOT 0x0A
|
||||||
|
#define COBALT_PCICONF_ETH1 0x0C
|
||||||
|
|
||||||
|
/*
|
||||||
|
* The Cobalt board ID information. The boards have an ID number wired
|
||||||
|
* into the VIA that is available in the high nibble of register 94.
|
||||||
|
*/
|
||||||
|
#define VIA_COBALT_BRD_ID_REG 0x94
|
||||||
|
#define VIA_COBALT_BRD_REG_to_ID(reg) ((unsigned char)(reg) >> 4)
|
||||||
|
|
||||||
static void qube_raq_galileo_early_fixup(struct pci_dev *dev)
|
static void qube_raq_galileo_early_fixup(struct pci_dev *dev)
|
||||||
{
|
{
|
||||||
if (dev->devfn == PCI_DEVFN(0, 0) &&
|
if (dev->devfn == PCI_DEVFN(0, 0) &&
|
||||||
|
@ -13,37 +13,15 @@
|
|||||||
#define __ASM_COBALT_H
|
#define __ASM_COBALT_H
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* PCI configuration space manifest constants. These are wired into
|
* The Cobalt board ID information.
|
||||||
* the board layout according to the PCI spec to enable the software
|
|
||||||
* to probe the hardware configuration space in a well defined manner.
|
|
||||||
*
|
|
||||||
* The PCI_DEVSHFT() macro transforms these values into numbers
|
|
||||||
* suitable for passing as the dev parameter to the various
|
|
||||||
* pcibios_read/write_config routines.
|
|
||||||
*/
|
*/
|
||||||
#define COBALT_PCICONF_CPU 0x06
|
extern int cobalt_board_id;
|
||||||
#define COBALT_PCICONF_ETH0 0x07
|
|
||||||
#define COBALT_PCICONF_RAQSCSI 0x08
|
|
||||||
#define COBALT_PCICONF_VIA 0x09
|
|
||||||
#define COBALT_PCICONF_PCISLOT 0x0A
|
|
||||||
#define COBALT_PCICONF_ETH1 0x0C
|
|
||||||
|
|
||||||
|
|
||||||
/*
|
|
||||||
* The Cobalt board id information. The boards have an ID number wired
|
|
||||||
* into the VIA that is available in the high nibble of register 94.
|
|
||||||
* This register is available in the VIA configuration space through the
|
|
||||||
* interface routines qube_pcibios_read/write_config. See cobalt/pci.c
|
|
||||||
*/
|
|
||||||
#define VIA_COBALT_BRD_ID_REG 0x94
|
|
||||||
#define VIA_COBALT_BRD_REG_to_ID(reg) ((unsigned char) (reg) >> 4)
|
|
||||||
#define COBALT_BRD_ID_QUBE1 0x3
|
#define COBALT_BRD_ID_QUBE1 0x3
|
||||||
#define COBALT_BRD_ID_RAQ1 0x4
|
#define COBALT_BRD_ID_RAQ1 0x4
|
||||||
#define COBALT_BRD_ID_QUBE2 0x5
|
#define COBALT_BRD_ID_QUBE2 0x5
|
||||||
#define COBALT_BRD_ID_RAQ2 0x6
|
#define COBALT_BRD_ID_RAQ2 0x6
|
||||||
|
|
||||||
extern int cobalt_board_id;
|
|
||||||
|
|
||||||
#define COBALT_LED_PORT (*(volatile unsigned char *) CKSEG1ADDR(0x1c000000))
|
#define COBALT_LED_PORT (*(volatile unsigned char *) CKSEG1ADDR(0x1c000000))
|
||||||
# define COBALT_LED_BAR_LEFT (1 << 0) /* Qube */
|
# define COBALT_LED_BAR_LEFT (1 << 0) /* Qube */
|
||||||
# define COBALT_LED_BAR_RIGHT (1 << 1) /* Qube */
|
# define COBALT_LED_BAR_RIGHT (1 << 1) /* Qube */
|
||||||
|
Loading…
x
Reference in New Issue
Block a user