Kernel/linux-next
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git synced 2025-01-12 08:48:48 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

MIPS: Fix delay loops which may be removed by GCC.

Browse Source 
GCC 4.1 and newer remove empty loops.  This becomes a problem when delay
loops get removed.  Fixed by rewriting to user the proper Linux interface
for such delays.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Reported-by: Rasmus Villemoes <linux@rasmusvillemoes.dk>
Acked-by: John Crispin <blogic@openwrt.org>
This commit is contained in:
Ralf Baechle 2015-11-27 19:17:01 +01:00
parent 1ec218373b
commit c861519fcf
3 changed files with 9 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/mips/pci/pci-rt2880.c
View File

@ -11,6 +11,7 @@
* by the Free Software Foundation. * by the Free Software Foundation.
*/ */
#include <linux/delay.h>
#include <linux/types.h> #include <linux/types.h>
#include <linux/pci.h> #include <linux/pci.h>
#include <linux/io.h> #include <linux/io.h>
@ -232,8 +233,7 @@ static int rt288x_pci_probe(struct platform_device *pdev)
ioport_resource.end = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1; ioport_resource.end = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1;
rt2880_pci_reg_write(0, RT2880_PCI_REG_PCICFG_ADDR); rt2880_pci_reg_write(0, RT2880_PCI_REG_PCICFG_ADDR);
for (i = 0; i < 0xfffff; i++) udelay(1);
;
rt2880_pci_reg_write(0x79, RT2880_PCI_REG_ARBCTL); rt2880_pci_reg_write(0x79, RT2880_PCI_REG_ARBCTL);
rt2880_pci_reg_write(0x07FF0001, RT2880_PCI_REG_BAR0SETUP_ADDR); rt2880_pci_reg_write(0x07FF0001, RT2880_PCI_REG_BAR0SETUP_ADDR);

4
arch/mips/pmcs-msp71xx/msp_setup.c
View File

@ -10,6 +10,8 @@
* option) any later version. * option) any later version.
*/ */
#include <linux/delay.h>
#include <asm/bootinfo.h> #include <asm/bootinfo.h>
#include <asm/cacheflush.h> #include <asm/cacheflush.h>
#include <asm/idle.h> #include <asm/idle.h>
@ -77,7 +79,7 @@ void msp7120_reset(void)
*/ */
/* Wait a bit for the DDRC to settle */ /* Wait a bit for the DDRC to settle */
for (i = 0; i < 100000000; i++); mdelay(125);
#if defined(CONFIG_PMC_MSP7120_GW) #if defined(CONFIG_PMC_MSP7120_GW)
/* /*

6
arch/mips/sni/reset.c
View File

@ -3,6 +3,8 @@
* *
* Reset a SNI machine. * Reset a SNI machine.
*/ */
#include <linux/delay.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/reboot.h> #include <asm/reboot.h>
#include <asm/sni.h> #include <asm/sni.h>
@ -32,9 +34,9 @@ void sni_machine_restart(char *command)
for (;;) { for (;;) {
for (i = 0; i < 100; i++) { for (i = 0; i < 100; i++) {
kb_wait(); kb_wait();
for (j = 0; j < 100000 ; j++) udelay(50);
/* nothing */;
outb_p(0xfe, 0x64); /* pulse reset low */ outb_p(0xfe, 0x64); /* pulse reset low */
udelay(50);
} }
} }
} }