mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2024-12-29 17:22:07 +00:00
bb54e66099
The DT of_device.h and of_platform.h date back to the separate of_platform_bus_type before it was merged into the regular platform bus. As part of that merge prepping Arm DT support 13 years ago, they "temporarily" include each other. They also include platform_device.h and of.h. As a result, there's a pretty much random mix of those include files used throughout the tree. In order to detangle these headers and replace the implicit includes with struct declarations, users need to explicitly include the correct includes. Signed-off-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20230717225358.3210536-1-robh@kernel.org Signed-off-by: Michal Simek <michal.simek@amd.com>
72 lines
1.6 KiB
C
72 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Zynq power management
|
|
*
|
|
* Copyright (C) 2012 - 2014 Xilinx
|
|
*
|
|
* Sören Brinkmann <soren.brinkmann@xilinx.com>
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
#include "common.h"
|
|
|
|
/* register offsets */
|
|
#define DDRC_CTRL_REG1_OFFS 0x60
|
|
#define DDRC_DRAM_PARAM_REG3_OFFS 0x20
|
|
|
|
/* bitfields */
|
|
#define DDRC_CLOCKSTOP_MASK BIT(23)
|
|
#define DDRC_SELFREFRESH_MASK BIT(12)
|
|
|
|
static void __iomem *ddrc_base;
|
|
|
|
/**
|
|
* zynq_pm_ioremap() - Create IO mappings
|
|
* @comp: DT compatible string
|
|
* Return: Pointer to the mapped memory or NULL.
|
|
*
|
|
* Remap the memory region for a compatible DT node.
|
|
*/
|
|
static void __iomem *zynq_pm_ioremap(const char *comp)
|
|
{
|
|
struct device_node *np;
|
|
void __iomem *base = NULL;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, comp);
|
|
if (np) {
|
|
base = of_iomap(np, 0);
|
|
of_node_put(np);
|
|
} else {
|
|
pr_warn("%s: no compatible node found for '%s'\n", __func__,
|
|
comp);
|
|
}
|
|
|
|
return base;
|
|
}
|
|
|
|
/**
|
|
* zynq_pm_late_init() - Power management init
|
|
*
|
|
* Initialization of power management related features and infrastructure.
|
|
*/
|
|
void __init zynq_pm_late_init(void)
|
|
{
|
|
u32 reg;
|
|
|
|
ddrc_base = zynq_pm_ioremap("xlnx,zynq-ddrc-a05");
|
|
if (!ddrc_base) {
|
|
pr_warn("%s: Unable to map DDRC IO memory.\n", __func__);
|
|
} else {
|
|
/*
|
|
* Enable DDRC clock stop feature. The HW takes care of
|
|
* entering/exiting the correct mode depending
|
|
* on activity state.
|
|
*/
|
|
reg = readl(ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
|
|
reg |= DDRC_CLOCKSTOP_MASK;
|
|
writel(reg, ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
|
|
}
|
|
}
|