Narayanan 0fd602235d dmaengine: ste_dma40: reset priority bit for logical channels
This patch sets the SSCFG/SDCFG bit[7] PRI only for physical channel
requests with high priority.  For logical channels, this bit will be
zero.

Signed-off-by: Narayanan G <narayanan.gopalakrishnan@stericsson.com>
Reviewed-by: Rabin Vincent <rabin.vincent@stericsson.com>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Fabio Baltieri <fabio.baltieri@linaro.org>
2013-01-14 10:50:09 +01:00
..
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-10-09 07:07:14 +09:00
2012-12-17 17:15:13 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-10-09 07:07:14 +09:00
2012-11-28 12:42:36 -08:00
2012-09-01 08:57:12 -07:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-09-14 08:14:07 +05:30
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00
2012-09-01 08:57:12 -07:00
2012-11-28 12:42:36 -08:00
2012-11-28 12:42:36 -08:00