Jim Harris c7ad3dc364 cxl/region: fix x9 interleave typo ... CXL supports x3, x6 and x12 - not x9. Fixes: 80d10a6cee ("cxl/region: Add interleave geometry attributes") Signed-off-by: Jim Harris <jim.harris@samsung.com> Reviewed-by: Dave Jiang <dave.jiang@intel.com> Reviewed-by: Fan Ni <fan.ni@samsung.com> Link: https://lore.kernel.org/r/169904271254.204936.8580772404462743630.stgit@ubuntu Signed-off-by: Dan Williams <dan.j.williams@intel.com>		2024-01-03 17:55:20 -08:00
..
core	cxl/region: fix x9 interleave typo	2024-01-03 17:55:20 -08:00
acpi.c	cxl: Export QTG ids from CFMWS to sysfs as qos_class attribute	2023-10-27 20:48:02 -07:00
cxl.h	Merge branch 'for-6.7/cxl-commited' into cxl/next	2023-10-31 11:00:08 -07:00
cxlmem.h	Merge branch 'for-6.7/cxl-rch-eh' into cxl/next	2023-10-31 10:59:00 -07:00
cxlpci.h	cxl/pci: Find and register CXL PMU devices	2023-05-30 11:20:35 -07:00
Kconfig	cxl: fix CONFIG_FW_LOADER dependency	2023-07-14 14:32:22 -06:00
Makefile	cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operation	2022-11-30 16:30:47 -08:00
mem.c	cxl/pci: Add RCH downstream port AER register discovery	2023-10-27 20:13:38 -07:00
pci.c	Merge branch 'for-6.7/cxl' into cxl/next	2023-10-31 10:59:44 -07:00
pmem.c	cxl/mbox: Move mailbox related driver state to its own data structure	2023-06-25 14:31:08 -07:00
pmu.h	cxl/pci: Find and register CXL PMU devices	2023-05-30 11:20:35 -07:00
port.c	cxl: Add support for reading CXL switch CDAT table	2023-10-27 20:48:02 -07:00
security.c	Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxl	2023-06-25 17:16:51 -07:00