Linus Torvalds
6dc2cce932
Merge branch 'x86-process-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
...
Pul x86/process updates from Ingo Molnar:
"The main change in this cycle was to add the ARCH_[GET|SET]_CPUID
prctl() ABI extension to control the availability of the CPUID
instruction, analogously to the existing PR_GET|SET_TSC ABI that
controls RDTSC.
Motivation: the 'rr' user-space record-and-replay execution debugger
would like to trap and emulate the CPUID instruction - which
instruction is normally unprivileged.
Trapping CPUID is possible on IvyBridge and later Intel CPUs - expose
this hardware capability"
* 'x86-process-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip:
x86/syscalls/32: Ignore arch_prctl for other architectures
um/arch_prctl: Fix fallout from x86 arch_prctl() rework
x86/arch_prctl: Add ARCH_[GET|SET]_CPUID
x86/cpufeature: Detect CPUID faulting support
x86/syscalls/32: Wire up arch_prctl on x86-32
x86/arch_prctl: Add do_arch_prctl_common()
x86/arch_prctl/64: Rename do_arch_prctl() to do_arch_prctl_64()
x86/arch_prctl/64: Use SYSCALL_DEFINE2 to define sys_arch_prctl()
x86/arch_prctl: Rename 'code' argument to 'option'
x86/msr: Rename MISC_FEATURE_ENABLES to MISC_FEATURES_ENABLES
x86/process: Optimize TIF_NOTSC switch
x86/process: Correct and optimize TIF_BLOCKSTEP switch
x86/process: Optimize TIF checks in __switch_to_xtra()
2017-05-01 19:57:58 -07:00
..
2017-04-20 12:09:55 -06:00
2016-10-10 20:16:43 -07:00
2017-03-02 08:42:31 +01:00
2017-04-20 12:09:55 -06:00
2017-03-02 08:42:31 +01:00
2017-03-02 08:42:31 +01:00
2016-12-24 11:46:01 -08:00
2017-05-01 10:39:57 -07:00
2017-03-02 08:42:31 +01:00
2017-05-01 10:39:57 -07:00
2017-05-01 10:39:57 -07:00
2017-04-20 12:09:55 -06:00
2016-12-24 11:46:01 -08:00
2017-03-25 15:36:56 -07:00
2017-02-23 20:33:51 -08:00
2016-10-10 20:16:43 -07:00
2017-03-09 18:23:27 -08:00
2017-04-20 12:09:55 -06:00
2016-10-10 20:16:43 -07:00
2016-12-24 11:46:01 -08:00
2017-04-20 12:09:55 -06:00
2017-03-03 11:38:56 -08:00
2017-03-02 08:42:31 +01:00
2017-04-03 01:06:00 -04:00
2017-03-20 10:00:18 -04:00
2017-03-09 17:01:10 -08:00
2016-06-13 10:20:39 +02:00
2017-03-02 10:09:00 +11:00
2017-04-20 12:09:55 -06:00
2017-04-20 12:09:55 -06:00
2017-03-03 21:44:35 -08:00
2017-03-02 08:42:31 +01:00
2016-12-09 16:45:04 +01:00
2017-03-02 08:42:32 +01:00
2017-04-13 18:24:21 -07:00
2017-03-02 08:42:31 +01:00
2017-03-15 15:08:48 -04:00
2017-03-02 08:42:32 +01:00
2017-02-27 18:43:46 -08:00
2017-03-17 10:25:59 +09:00
2017-03-02 08:42:29 +01:00
2017-03-02 20:51:15 -05:00
2017-04-20 12:09:55 -06:00
2017-05-01 10:39:57 -07:00
2016-11-18 10:59:15 -05:00
2017-05-01 19:12:53 -07:00
2017-04-20 12:09:55 -06:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:32 +01:00
Merge branches 'uaccess.alpha', 'uaccess.arc', 'uaccess.arm', 'uaccess.arm64', 'uaccess.avr32', 'uaccess.bfin', 'uaccess.c6x', 'uaccess.cris', 'uaccess.frv', 'uaccess.h8300', 'uaccess.hexagon', 'uaccess.ia64', 'uaccess.m32r', 'uaccess.m68k', 'uaccess.metag', 'uaccess.microblaze', 'uaccess.mips', 'uaccess.mn10300', 'uaccess.nios2', 'uaccess.openrisc', 'uaccess.parisc', 'uaccess.powerpc', 'uaccess.s390', 'uaccess.score', 'uaccess.sh', 'uaccess.sparc', 'uaccess.tile', 'uaccess.um', 'uaccess.unicore32', 'uaccess.x86' and 'uaccess.xtensa' into work.uaccess
2017-04-26 12:06:59 -04:00
2017-03-02 08:42:31 +01:00
2016-12-24 11:46:01 -08:00
2017-04-17 14:23:20 -04:00
2017-03-08 10:42:13 -08:00
2017-04-13 18:24:21 -07:00
2017-02-24 17:46:57 -08:00
2017-03-02 08:42:31 +01:00
2016-12-24 11:46:01 -08:00
2017-02-27 18:43:46 -08:00
2017-01-24 16:26:14 -08:00
2017-02-24 17:46:57 -08:00
2017-04-08 17:33:32 +02:00
2017-03-02 20:51:15 -05:00
2016-09-27 21:06:21 -04:00
2017-05-01 10:39:57 -07:00
2017-03-02 20:51:15 -05:00
2016-12-24 11:46:01 -08:00
2017-05-01 10:39:57 -07:00
2017-03-03 10:16:38 -08:00
2016-12-24 11:46:01 -08:00
2017-03-02 08:42:29 +01:00
2017-03-02 20:51:15 -05:00
2017-03-02 08:42:36 +01:00
2017-03-02 08:42:39 +01:00
2017-03-02 08:42:39 +01:00
2016-08-02 19:35:15 -04:00
2017-03-02 08:42:36 +01:00
2017-03-02 08:42:37 +01:00
2017-04-21 14:17:27 -06:00
2017-03-02 08:42:37 +01:00
2016-08-23 22:58:51 -07:00
2017-02-01 09:13:51 +01:00
2016-12-24 11:46:01 -08:00
2017-03-02 08:42:31 +01:00
2017-03-02 08:42:36 +01:00
2017-05-01 10:39:57 -07:00
2017-01-10 13:34:43 +13:00
2016-12-24 11:46:01 -08:00
2017-02-27 18:43:46 -08:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:32 +01:00
2017-03-20 16:10:34 +01:00
2017-03-02 08:42:35 +01:00
2016-12-24 11:46:01 -08:00
2017-03-02 08:42:31 +01:00
2017-03-02 08:42:29 +01:00
2016-12-24 11:46:01 -08:00
2017-03-02 08:42:35 +01:00
2017-03-13 08:27:34 -06:00
2016-10-10 20:16:43 -07:00
2017-01-30 16:32:25 -08:00
2017-03-02 08:42:37 +01:00
2017-03-06 09:50:01 -08:00
2017-01-24 16:26:14 -08:00
2016-10-24 08:12:35 -02:00
2017-03-03 11:38:56 -08:00
2016-12-24 11:46:01 -08:00
2016-12-14 23:48:11 -05:00
2016-12-03 15:55:01 -05:00
2017-02-04 00:01:06 +13:00
2017-02-27 18:43:46 -08:00
2017-04-15 09:34:52 -07:00
2017-03-02 08:42:38 +01:00
2017-04-19 15:56:24 -07:00
2017-02-07 15:05:04 +01:00
2016-12-24 11:46:01 -08:00
2017-02-04 00:01:06 +13:00
2017-02-04 00:01:06 +13:00
2017-03-02 08:42:31 +01:00
2017-03-02 08:42:38 +01:00
2017-03-03 10:16:38 -08:00
2016-12-24 11:46:01 -08:00
2017-03-02 08:42:29 +01:00
2016-12-24 11:46:01 -08:00
2017-03-03 10:16:38 -08:00
2017-04-27 10:45:09 -07:00
2016-12-05 19:03:49 -05:00
2017-04-20 12:09:55 -06:00
2017-02-20 16:51:23 +01:00
2017-03-01 12:53:44 +01:00
2017-04-08 00:47:48 -07:00
2016-12-24 11:46:01 -08:00
2016-12-24 11:46:01 -08:00