mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2025-01-18 06:15:12 +00:00
440b075bd2
Documentation/process/license-rules.rst and checkpatch expect the SPDX identifier syntax for multiple licenses to use capital "OR". Correct it to keep consistent format and avoid copy-paste issues. Correct also the format // -> .* in few Allwinner binding headers as pointed out by checkpatch: WARNING: Improper SPDX comment style for 'include/dt-bindings/reset/sun50i-h6-ccu.h', please use '/*' instead Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Guenter Roeck <linux@roeck-us.net> Acked-by: Stephen Boyd <sboyd@kernel.org> Link: https://lore.kernel.org/r/20230823084540.112602-1-krzysztof.kozlowski@linaro.org Signed-off-by: Rob Herring <robh@kernel.org>
104 lines
2.6 KiB
YAML
104 lines
2.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/ti,cdce925.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: TI CDCE913/925/937/949 programmable I2C clock synthesizers
|
|
|
|
maintainers:
|
|
- Alexander Stein <alexander.stein@ew.tq-group.com>
|
|
|
|
description: |
|
|
Flexible Low Power LVCMOS Clock Generator with SSC Support for EMI Reduction
|
|
|
|
- CDCE(L)913: 1-PLL, 3 Outputs https://www.ti.com/product/cdce913
|
|
- CDCE(L)925: 2-PLL, 5 Outputs https://www.ti.com/product/cdce925
|
|
- CDCE(L)937: 3-PLL, 7 Outputs https://www.ti.com/product/cdce937
|
|
- CDCE(L)949: 4-PLL, 9 Outputs https://www.ti.com/product/cdce949
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- ti,cdce913
|
|
- ti,cdce925
|
|
- ti,cdce937
|
|
- ti,cdce949
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: fixed parent clock
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
vdd-supply:
|
|
description: Regulator that provides 1.8V Vdd power supply
|
|
|
|
vddout-supply:
|
|
description: |
|
|
Regulator that provides Vddout power supply.
|
|
non-L variant: 2.5V or 3.3V for
|
|
L variant: 1.8V for
|
|
|
|
xtal-load-pf:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: |
|
|
Crystal load-capacitor value to fine-tune performance on a
|
|
board, or to compensate for external influences.
|
|
|
|
patternProperties:
|
|
"^PLL[1-4]$":
|
|
type: object
|
|
description: |
|
|
optional child node can be used to specify spread
|
|
spectrum clocking parameters for a board
|
|
|
|
additionalProperties: false
|
|
|
|
properties:
|
|
spread-spectrum:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: SSC mode as defined in the data sheet
|
|
|
|
spread-spectrum-center:
|
|
type: boolean
|
|
description: |
|
|
Use "centered" mode instead of "max" mode. When
|
|
present, the clock runs at the requested frequency on average.
|
|
Otherwise the requested frequency is the maximum value of the
|
|
SCC range.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- "#clock-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
i2c {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cdce925: clock-controller@64 {
|
|
compatible = "ti,cdce925";
|
|
reg = <0x64>;
|
|
clocks = <&xtal_27Mhz>;
|
|
#clock-cells = <1>;
|
|
xtal-load-pf = <5>;
|
|
vdd-supply = <®_1v8>;
|
|
vddout-supply = <®_3v3>;
|
|
/* PLL options to get SSC 1% centered */
|
|
PLL2 {
|
|
spread-spectrum = <4>;
|
|
spread-spectrum-center;
|
|
};
|
|
};
|
|
};
|