mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git
synced 2025-01-09 15:29:16 +00:00
3e4d599c1c
Things like clock controllers or architectural interrupt controllers, no one would disable them because otherwise they would have no usable system. So we just "enabled" them by default. Suggested-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Binbin Zhou <zhoubinbin@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
499 lines
13 KiB
Plaintext
499 lines
13 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2023 Loongson Technology Corporation Limited
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/clock/loongson,ls2k-clk.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
compatible = "loongson,la264";
|
|
device_type = "cpu";
|
|
reg= <0x0>;
|
|
clocks = <&clk LOONGSON2_NODE_CLK>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
compatible = "loongson,la264";
|
|
device_type = "cpu";
|
|
reg = <0x1>;
|
|
clocks = <&clk LOONGSON2_NODE_CLK>;
|
|
};
|
|
};
|
|
|
|
ref_100m: clock-ref-100m {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <100000000>;
|
|
clock-output-names = "ref_100m";
|
|
};
|
|
|
|
cpuintc: interrupt-controller {
|
|
compatible = "loongson,cpu-interrupt-controller";
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
/* i2c of the dvi eeprom edid */
|
|
i2c-gpio-0 {
|
|
compatible = "i2c-gpio";
|
|
scl-gpios = <&gpio0 0 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
sda-gpios = <&gpio0 1 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
i2c-gpio,delay-us = <5>; /* ~100 kHz */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* i2c of the eeprom edid */
|
|
i2c-gpio-1 {
|
|
compatible = "i2c-gpio";
|
|
scl-gpios = <&gpio0 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
sda-gpios = <&gpio0 32 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
i2c-gpio,delay-us = <5>; /* ~100 kHz */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
thermal-zones {
|
|
cpu-thermal {
|
|
polling-delay-passive = <1000>;
|
|
polling-delay = <5000>;
|
|
thermal-sensors = <&tsensor 0>;
|
|
|
|
trips {
|
|
cpu_alert: cpu-alert {
|
|
temperature = <33000>;
|
|
hysteresis = <2000>;
|
|
type = "active";
|
|
};
|
|
|
|
cpu_crit: cpu-crit {
|
|
temperature = <85000>;
|
|
hysteresis = <5000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
bus@10000000 {
|
|
compatible = "simple-bus";
|
|
ranges = <0x0 0x10000000 0x0 0x10000000 0x0 0x10000000>,
|
|
<0x0 0x02000000 0x0 0x02000000 0x0 0x02000000>,
|
|
<0x0 0x20000000 0x0 0x20000000 0x0 0x10000000>,
|
|
<0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>,
|
|
<0xfe 0x0 0xfe 0x0 0x0 0x40000000>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
dma-coherent;
|
|
|
|
isa@18000000 {
|
|
compatible = "isa";
|
|
#size-cells = <1>;
|
|
#address-cells = <2>;
|
|
ranges = <1 0x0 0x0 0x18000000 0x4000>;
|
|
};
|
|
|
|
liointc0: interrupt-controller@1fe01400 {
|
|
compatible = "loongson,liointc-2.0";
|
|
reg = <0x0 0x1fe01400 0x0 0x40>,
|
|
<0x0 0x1fe01040 0x0 0x8>,
|
|
<0x0 0x1fe01140 0x0 0x8>;
|
|
reg-names = "main", "isr0", "isr1";
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <2>;
|
|
interrupt-names = "int0";
|
|
loongson,parent_int_map = <0xffffffff>, /* int0 */
|
|
<0x00000000>, /* int1 */
|
|
<0x00000000>, /* int2 */
|
|
<0x00000000>; /* int3 */
|
|
};
|
|
|
|
liointc1: interrupt-controller@1fe01440 {
|
|
compatible = "loongson,liointc-2.0";
|
|
reg = <0x0 0x1fe01440 0x0 0x40>,
|
|
<0x0 0x1fe01048 0x0 0x8>,
|
|
<0x0 0x1fe01148 0x0 0x8>;
|
|
reg-names = "main", "isr0", "isr1";
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <3>;
|
|
interrupt-names = "int1";
|
|
loongson,parent_int_map = <0x00000000>, /* int0 */
|
|
<0xffffffff>, /* int1 */
|
|
<0x00000000>, /* int2 */
|
|
<0x00000000>; /* int3 */
|
|
};
|
|
|
|
chipid@1fe00000 {
|
|
compatible = "loongson,ls2k-chipid";
|
|
reg = <0x0 0x1fe00000 0x0 0x30>;
|
|
little-endian;
|
|
};
|
|
|
|
pctrl: pinctrl@1fe00420 {
|
|
compatible = "loongson,ls2k-pinctrl";
|
|
reg = <0x0 0x1fe00420 0x0 0x18>;
|
|
status = "disabled";
|
|
};
|
|
|
|
clk: clock-controller@1fe00480 {
|
|
compatible = "loongson,ls2k-clk";
|
|
reg = <0x0 0x1fe00480 0x0 0x58>;
|
|
#clock-cells = <1>;
|
|
clocks = <&ref_100m>;
|
|
clock-names = "ref_100m";
|
|
};
|
|
|
|
gpio0: gpio@1fe00500 {
|
|
compatible = "loongson,ls2k-gpio";
|
|
reg = <0x0 0x1fe00500 0x0 0x38>;
|
|
ngpios = <64>;
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
gpio-ranges = <&pctrl 0x0 0x0 15>,
|
|
<&pctrl 16 16 15>,
|
|
<&pctrl 32 32 10>,
|
|
<&pctrl 44 44 20>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <28 IRQ_TYPE_LEVEL_HIGH>,
|
|
<29 IRQ_TYPE_LEVEL_HIGH>,
|
|
<30 IRQ_TYPE_LEVEL_HIGH>,
|
|
<30 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<>,
|
|
<>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>,
|
|
<27 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
tsensor: thermal-sensor@1fe01500 {
|
|
compatible = "loongson,ls2k1000-thermal";
|
|
reg = <0x0 0x1fe01500 0x0 0x30>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
|
|
#thermal-sensor-cells = <1>;
|
|
};
|
|
|
|
dma-controller@1fe00c00 {
|
|
compatible = "loongson,ls2k1000-apbdma";
|
|
reg = <0x0 0x1fe00c00 0x0 0x8>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk LOONGSON2_APB_CLK>;
|
|
#dma-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma-controller@1fe00c10 {
|
|
compatible = "loongson,ls2k1000-apbdma";
|
|
reg = <0x0 0x1fe00c10 0x0 0x8>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <13 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk LOONGSON2_APB_CLK>;
|
|
#dma-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma-controller@1fe00c20 {
|
|
compatible = "loongson,ls2k1000-apbdma";
|
|
reg = <0x0 0x1fe00c20 0x0 0x8>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <14 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk LOONGSON2_APB_CLK>;
|
|
#dma-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma-controller@1fe00c30 {
|
|
compatible = "loongson,ls2k1000-apbdma";
|
|
reg = <0x0 0x1fe00c30 0x0 0x8>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <15 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk LOONGSON2_APB_CLK>;
|
|
#dma-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma-controller@1fe00c40 {
|
|
compatible = "loongson,ls2k1000-apbdma";
|
|
reg = <0x0 0x1fe00c40 0x0 0x8>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk LOONGSON2_APB_CLK>;
|
|
#dma-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart0: serial@1fe20000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x1fe20000 0x0 0x10>;
|
|
clock-frequency = <125000000>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <0x0 IRQ_TYPE_LEVEL_HIGH>;
|
|
no-loopback-test;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c2: i2c@1fe21000 {
|
|
compatible = "loongson,ls2k-i2c";
|
|
reg = <0x0 0x1fe21000 0x0 0x8>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c3: i2c@1fe21800 {
|
|
compatible = "loongson,ls2k-i2c";
|
|
reg = <0x0 0x1fe21800 0x0 0x8>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <23 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pmc: power-management@1fe27000 {
|
|
compatible = "loongson,ls2k1000-pmc", "loongson,ls2k0500-pmc", "syscon";
|
|
reg = <0x0 0x1fe27000 0x0 0x58>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
|
|
loongson,suspend-address = <0x0 0x1c000500>;
|
|
|
|
syscon-reboot {
|
|
compatible = "syscon-reboot";
|
|
offset = <0x30>;
|
|
mask = <0x1>;
|
|
};
|
|
|
|
syscon-poweroff {
|
|
compatible = "syscon-poweroff";
|
|
regmap = <&pmc>;
|
|
offset = <0x14>;
|
|
mask = <0x3c00>;
|
|
value = <0x3c00>;
|
|
};
|
|
};
|
|
|
|
rtc0: rtc@1fe27800 {
|
|
compatible = "loongson,ls2k1000-rtc";
|
|
reg = <0x0 0x1fe27800 0x0 0x100>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi0: spi@1fff0220 {
|
|
compatible = "loongson,ls2k1000-spi";
|
|
reg = <0x0 0x1fff0220 0x0 0x10>;
|
|
clocks = <&clk LOONGSON2_BOOT_CLK>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pcie@1a000000 {
|
|
compatible = "loongson,ls2k-pci";
|
|
reg = <0x0 0x1a000000 0x0 0x02000000>,
|
|
<0xfe 0x0 0x0 0x20000000>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
bus-range = <0x0 0xff>;
|
|
ranges = <0x01000000 0x0 0x00008000 0x0 0x18008000 0x0 0x00008000>,
|
|
<0x02000000 0x0 0x60000000 0x0 0x60000000 0x0 0x20000000>;
|
|
|
|
gmac0: ethernet@3,0 {
|
|
reg = <0x1800 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <12 IRQ_TYPE_LEVEL_HIGH>,
|
|
<13 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "macirq", "eth_lpi";
|
|
status = "disabled";
|
|
};
|
|
|
|
gmac1: ethernet@3,1 {
|
|
reg = <0x1900 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
|
|
<15 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "macirq", "eth_lpi";
|
|
status = "disabled";
|
|
};
|
|
|
|
ehci0: usb@4,1 {
|
|
reg = <0x2100 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ohci0: usb@4,2 {
|
|
reg = <0x2200 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc1>;
|
|
interrupts = <19 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
display@6,0 {
|
|
reg = <0x3000 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
hda@7,0 {
|
|
reg = <0x3800 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sata: sata@8,0 {
|
|
reg = <0x4000 0x0 0x0 0x0 0x0>;
|
|
interrupt-parent = <&liointc0>;
|
|
interrupts = <19 IRQ_TYPE_LEVEL_HIGH>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pcie@9,0 {
|
|
reg = <0x4800 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 0x0 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
|
|
pcie@a,0 {
|
|
reg = <0x5000 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&liointc1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 1 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
|
|
pcie@b,0 {
|
|
reg = <0x5800 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&liointc1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 2 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
|
|
pcie@c,0 {
|
|
reg = <0x6000 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&liointc1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 3 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
|
|
pcie@d,0 {
|
|
reg = <0x6800 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&liointc1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 4 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
|
|
pcie@e,0 {
|
|
reg = <0x7000 0x0 0x0 0x0 0x0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&liointc1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &liointc1 5 IRQ_TYPE_LEVEL_HIGH>;
|
|
ranges;
|
|
};
|
|
};
|
|
};
|
|
};
|