mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-01-04 12:16:41 +00:00
Second set of Counter fixes for 6.1
One change for stm32-lptimer-cnt fixing a check on arr and cmp registers update to ensure both registers are properly written before ending the loop. -----BEGIN PGP SIGNATURE----- iHUEABYKAB0WIQSNN83d4NIlKPjon7a1SFbKvhIjKwUCY4TBeQAKCRC1SFbKvhIj KyzzAQCzUPoT6Y8f04OyxqVwfrfjEAyplD2sYnrLit+ib7TyrwEA+EIXv5IS7eLU rtsD3owgVvphUhvBpFWaRpsXQp+h9wc= =Wqgl -----END PGP SIGNATURE----- Merge tag 'counter-fixes-for-6.1b' of git://git.kernel.org/pub/scm/linux/kernel/git/wbg/counter into char-misc-next William writes: Second set of Counter fixes for 6.1 One change for stm32-lptimer-cnt fixing a check on arr and cmp registers update to ensure both registers are properly written before ending the loop. * tag 'counter-fixes-for-6.1b' of git://git.kernel.org/pub/scm/linux/kernel/git/wbg/counter: counter: stm32-lptimer-cnt: fix the check on arr and cmp registers update
This commit is contained in:
commit
449ef8fb9d
@ -69,7 +69,7 @@ static int stm32_lptim_set_enable_state(struct stm32_lptim_cnt *priv,
|
||||
|
||||
/* ensure CMP & ARR registers are properly written */
|
||||
ret = regmap_read_poll_timeout(priv->regmap, STM32_LPTIM_ISR, val,
|
||||
(val & STM32_LPTIM_CMPOK_ARROK),
|
||||
(val & STM32_LPTIM_CMPOK_ARROK) == STM32_LPTIM_CMPOK_ARROK,
|
||||
100, 1000);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
Loading…
Reference in New Issue
Block a user