mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-12-29 17:25:38 +00:00
d2b1e353da
The sable family (Alphaserver 2000 and 2100) comes in variants for EV4, EV45, EV5 and EV56. Drop support for the earlier ones that lack support for the BWX extension but keep the later 'gamma' variant around since that works with EV56 CPUs. Acked-by: Paul E. McKenney <paulmck@kernel.org> Acked-by: Matt Turner <mattst88@gmail.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
346 lines
8.7 KiB
C
346 lines
8.7 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* linux/arch/alpha/kernel/sys_sable.c
|
|
*
|
|
* Copyright (C) 1995 David A Rusling
|
|
* Copyright (C) 1996 Jay A Estabrook
|
|
* Copyright (C) 1998, 1999 Richard Henderson
|
|
*
|
|
* Code supporting the Sable, Sable-Gamma, and Lynx systems.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/ptrace.h>
|
|
#include <asm/dma.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/mmu_context.h>
|
|
#include <asm/io.h>
|
|
#include <asm/core_t2.h>
|
|
#include <asm/tlbflush.h>
|
|
|
|
#include "proto.h"
|
|
#include "irq_impl.h"
|
|
#include "pci_impl.h"
|
|
#include "machvec_impl.h"
|
|
|
|
DEFINE_SPINLOCK(sable_lynx_irq_lock);
|
|
|
|
typedef struct irq_swizzle_struct
|
|
{
|
|
char irq_to_mask[64];
|
|
char mask_to_irq[64];
|
|
|
|
/* Note mask bit is true for DISABLED irqs. */
|
|
unsigned long shadow_mask;
|
|
|
|
void (*update_irq_hw)(unsigned long bit, unsigned long mask);
|
|
void (*ack_irq_hw)(unsigned long bit);
|
|
|
|
} irq_swizzle_t;
|
|
|
|
static irq_swizzle_t *sable_lynx_irq_swizzle;
|
|
|
|
static void sable_lynx_init_irq(int nr_of_irqs);
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE)
|
|
|
|
/***********************************************************************/
|
|
/*
|
|
* For SABLE, which is really baroque, we manage 40 IRQ's, but the
|
|
* hardware really only supports 24, not via normal ISA PIC,
|
|
* but cascaded custom 8259's, etc.
|
|
* 0-7 (char at 536)
|
|
* 8-15 (char at 53a)
|
|
* 16-23 (char at 53c)
|
|
*
|
|
* Summary Registers (536/53a/53c):
|
|
*
|
|
* Bit Meaning Kernel IRQ
|
|
*------------------------------------------
|
|
* 0 PCI slot 0 34
|
|
* 1 NCR810 (builtin) 33
|
|
* 2 TULIP (builtin) 32
|
|
* 3 mouse 12
|
|
* 4 PCI slot 1 35
|
|
* 5 PCI slot 2 36
|
|
* 6 keyboard 1
|
|
* 7 floppy 6
|
|
* 8 COM2 3
|
|
* 9 parallel port 7
|
|
*10 EISA irq 3 -
|
|
*11 EISA irq 4 -
|
|
*12 EISA irq 5 5
|
|
*13 EISA irq 6 -
|
|
*14 EISA irq 7 -
|
|
*15 COM1 4
|
|
*16 EISA irq 9 9
|
|
*17 EISA irq 10 10
|
|
*18 EISA irq 11 11
|
|
*19 EISA irq 12 -
|
|
*20 EISA irq 13 -
|
|
*21 EISA irq 14 14
|
|
*22 NC 15
|
|
*23 IIC -
|
|
*/
|
|
|
|
static void
|
|
sable_update_irq_hw(unsigned long bit, unsigned long mask)
|
|
{
|
|
int port = 0x537;
|
|
|
|
if (bit >= 16) {
|
|
port = 0x53d;
|
|
mask >>= 16;
|
|
} else if (bit >= 8) {
|
|
port = 0x53b;
|
|
mask >>= 8;
|
|
}
|
|
|
|
outb(mask, port);
|
|
}
|
|
|
|
static void
|
|
sable_ack_irq_hw(unsigned long bit)
|
|
{
|
|
int port, val1, val2;
|
|
|
|
if (bit >= 16) {
|
|
port = 0x53c;
|
|
val1 = 0xE0 | (bit - 16);
|
|
val2 = 0xE0 | 4;
|
|
} else if (bit >= 8) {
|
|
port = 0x53a;
|
|
val1 = 0xE0 | (bit - 8);
|
|
val2 = 0xE0 | 3;
|
|
} else {
|
|
port = 0x536;
|
|
val1 = 0xE0 | (bit - 0);
|
|
val2 = 0xE0 | 1;
|
|
}
|
|
|
|
outb(val1, port); /* ack the slave */
|
|
outb(val2, 0x534); /* ack the master */
|
|
}
|
|
|
|
static irq_swizzle_t sable_irq_swizzle = {
|
|
{
|
|
-1, 6, -1, 8, 15, 12, 7, 9, /* pseudo PIC 0-7 */
|
|
-1, 16, 17, 18, 3, -1, 21, 22, /* pseudo PIC 8-15 */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* pseudo EISA 0-7 */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* pseudo EISA 8-15 */
|
|
2, 1, 0, 4, 5, -1, -1, -1, /* pseudo PCI */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1 /* */
|
|
},
|
|
{
|
|
34, 33, 32, 12, 35, 36, 1, 6, /* mask 0-7 */
|
|
3, 7, -1, -1, 5, -1, -1, 4, /* mask 8-15 */
|
|
9, 10, 11, -1, -1, 14, 15, -1, /* mask 16-23 */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
-1, -1, -1, -1, -1, -1, -1, -1 /* */
|
|
},
|
|
-1,
|
|
sable_update_irq_hw,
|
|
sable_ack_irq_hw
|
|
};
|
|
|
|
static void __init
|
|
sable_init_irq(void)
|
|
{
|
|
outb(-1, 0x537); /* slave 0 */
|
|
outb(-1, 0x53b); /* slave 1 */
|
|
outb(-1, 0x53d); /* slave 2 */
|
|
outb(0x44, 0x535); /* enable cascades in master */
|
|
|
|
sable_lynx_irq_swizzle = &sable_irq_swizzle;
|
|
sable_lynx_init_irq(40);
|
|
}
|
|
|
|
/*
|
|
* PCI Fixup configuration for ALPHA SABLE (2100).
|
|
*
|
|
* The device to slot mapping looks like:
|
|
*
|
|
* Slot Device
|
|
* 0 TULIP
|
|
* 1 SCSI
|
|
* 2 PCI-EISA bridge
|
|
* 3 none
|
|
* 4 none
|
|
* 5 none
|
|
* 6 PCI on board slot 0
|
|
* 7 PCI on board slot 1
|
|
* 8 PCI on board slot 2
|
|
*
|
|
*
|
|
* This two layered interrupt approach means that we allocate IRQ 16 and
|
|
* above for PCI interrupts. The IRQ relates to which bit the interrupt
|
|
* comes in on. This makes interrupt processing much easier.
|
|
*/
|
|
/*
|
|
* NOTE: the IRQ assignments below are arbitrary, but need to be consistent
|
|
* with the values in the irq swizzling tables above.
|
|
*/
|
|
|
|
static int
|
|
sable_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
static char irq_tab[9][5] = {
|
|
/*INT INTA INTB INTC INTD */
|
|
{ 32+0, 32+0, 32+0, 32+0, 32+0}, /* IdSel 0, TULIP */
|
|
{ 32+1, 32+1, 32+1, 32+1, 32+1}, /* IdSel 1, SCSI */
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 2, SIO */
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 3, none */
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 4, none */
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 5, none */
|
|
{ 32+2, 32+2, 32+2, 32+2, 32+2}, /* IdSel 6, slot 0 */
|
|
{ 32+3, 32+3, 32+3, 32+3, 32+3}, /* IdSel 7, slot 1 */
|
|
{ 32+4, 32+4, 32+4, 32+4, 32+4} /* IdSel 8, slot 2 */
|
|
};
|
|
long min_idsel = 0, max_idsel = 8, irqs_per_slot = 5;
|
|
return COMMON_TABLE_LOOKUP;
|
|
}
|
|
#endif /* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE) */
|
|
|
|
/***********************************************************************/
|
|
/* GENERIC irq routines */
|
|
|
|
static inline void
|
|
sable_lynx_enable_irq(struct irq_data *d)
|
|
{
|
|
unsigned long bit, mask;
|
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
mask = sable_lynx_irq_swizzle->shadow_mask &= ~(1UL << bit);
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
#if 0
|
|
printk("%s: mask 0x%lx bit 0x%lx irq 0x%x\n",
|
|
__func__, mask, bit, irq);
|
|
#endif
|
|
}
|
|
|
|
static void
|
|
sable_lynx_disable_irq(struct irq_data *d)
|
|
{
|
|
unsigned long bit, mask;
|
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
mask = sable_lynx_irq_swizzle->shadow_mask |= 1UL << bit;
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
#if 0
|
|
printk("%s: mask 0x%lx bit 0x%lx irq 0x%x\n",
|
|
__func__, mask, bit, irq);
|
|
#endif
|
|
}
|
|
|
|
static void
|
|
sable_lynx_mask_and_ack_irq(struct irq_data *d)
|
|
{
|
|
unsigned long bit, mask;
|
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
mask = sable_lynx_irq_swizzle->shadow_mask |= 1UL << bit;
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
sable_lynx_irq_swizzle->ack_irq_hw(bit);
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
}
|
|
|
|
static struct irq_chip sable_lynx_irq_type = {
|
|
.name = "SABLE/LYNX",
|
|
.irq_unmask = sable_lynx_enable_irq,
|
|
.irq_mask = sable_lynx_disable_irq,
|
|
.irq_mask_ack = sable_lynx_mask_and_ack_irq,
|
|
};
|
|
|
|
static void
|
|
sable_lynx_srm_device_interrupt(unsigned long vector)
|
|
{
|
|
/* Note that the vector reported by the SRM PALcode corresponds
|
|
to the interrupt mask bits, but we have to manage via the
|
|
so-called legacy IRQs for many common devices. */
|
|
|
|
int bit, irq;
|
|
|
|
bit = (vector - 0x800) >> 4;
|
|
irq = sable_lynx_irq_swizzle->mask_to_irq[bit];
|
|
#if 0
|
|
printk("%s: vector 0x%lx bit 0x%x irq 0x%x\n",
|
|
__func__, vector, bit, irq);
|
|
#endif
|
|
handle_irq(irq);
|
|
}
|
|
|
|
static void __init
|
|
sable_lynx_init_irq(int nr_of_irqs)
|
|
{
|
|
long i;
|
|
|
|
for (i = 0; i < nr_of_irqs; ++i) {
|
|
irq_set_chip_and_handler(i, &sable_lynx_irq_type,
|
|
handle_level_irq);
|
|
irq_set_status_flags(i, IRQ_LEVEL);
|
|
}
|
|
|
|
common_init_isa_dma();
|
|
}
|
|
|
|
static void __init
|
|
sable_lynx_init_pci(void)
|
|
{
|
|
common_init_pci();
|
|
}
|
|
|
|
/*****************************************************************/
|
|
/*
|
|
* The System Vectors
|
|
*
|
|
* In order that T2_HAE_ADDRESS should be a constant, we play
|
|
* these games with GAMMA_BIAS.
|
|
*/
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE)
|
|
#undef GAMMA_BIAS
|
|
#define GAMMA_BIAS _GAMMA_BIAS
|
|
struct alpha_machine_vector sable_gamma_mv __initmv = {
|
|
.vector_name = "Sable-Gamma",
|
|
DO_EV5_MMU,
|
|
DO_DEFAULT_RTC,
|
|
DO_T2_IO,
|
|
.machine_check = t2_machine_check,
|
|
.max_isa_dma_address = ALPHA_SABLE_MAX_ISA_DMA_ADDRESS,
|
|
.min_io_address = EISA_DEFAULT_IO_BASE,
|
|
.min_mem_address = T2_DEFAULT_MEM_BASE,
|
|
|
|
.nr_irqs = 40,
|
|
.device_interrupt = sable_lynx_srm_device_interrupt,
|
|
|
|
.init_arch = t2_init_arch,
|
|
.init_irq = sable_init_irq,
|
|
.init_rtc = common_init_rtc,
|
|
.init_pci = sable_lynx_init_pci,
|
|
.kill_arch = t2_kill_arch,
|
|
.pci_map_irq = sable_map_irq,
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
.sys = { .t2 = {
|
|
.gamma_bias = _GAMMA_BIAS
|
|
} }
|
|
};
|
|
ALIAS_MV(sable_gamma)
|
|
#endif /* GENERIC || SABLE */
|