Max Filippov cd8869f4cb xtensa: add missing isync to the cpu_reset TLB code
ITLB entry modifications must be followed by the isync instruction
before the new entries are possibly used. cpu_reset lacks one isync
between ITLB way 6 initialization and jump to the identity mapping.
Add missing isync to xtensa cpu_reset.

Cc: stable@vger.kernel.org
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
2019-08-12 15:05:48 -07:00
..
2019-07-11 10:09:44 -07:00
2018-08-20 12:28:05 -07:00
2018-12-20 14:44:38 -08:00
2019-07-12 15:13:55 -07:00
2019-06-16 23:31:28 -07:00
2019-02-07 12:35:02 -08:00
2018-12-17 13:50:25 -08:00
2019-04-04 11:18:55 -07:00